

Application Report SCPA046–July 2009

XIO2000A to XIO2001 Change Document

Connectivity

ABSTRACT

This document defines register and signal differences between the XIO2000A (literature number <u>SCPS155)</u> and XIO2001 (literature number <u>SCPS212</u>).

Contents

| 1 | Register Changes | 2 |
|---|---|---|
| 2 | Increased Upstream Memory Read Performance | 2 |
| 3 | Added JTAG Interface to Support Boundary Scan | 2 |
| 4 | Added CLKREQ Support | 3 |
| | New Support for Slower PCI Clock | |
| 6 | Improved ASPM Support | 3 |
| 7 | Pin Out Changes | 3 |



www.ti.com

1 Register Changes

Table 1 documents the changes in the PCI classic configuration space and the extended PCI configuration space.

| REGISTER NAME | COMMENTS | | |
|--|---|--|--|
| Power Management Capabilities Register (PCI offset 4Ah) | Bit Field Name: PM_VERSION=3 was 2 This bit field identifies the PCI Bus Power Management Interface Specification in which the device is compliant too. The default setting for this register has been changed to show revision 1.2 compliance. | | |
| Power Management Control/Status Register (PCI offset 4Ch) | Bit Field Name: NO_SOFT_RESET=1 was 0 The default setting for this bit was changed from 0 to 1 to indicate that no internal reset is generated and the device retains its configuration context when transitioning from the D3hot state to the D0 state. | | |
| PCI Express Capability Register (PCI offset 72h) | VERSION = 2 was 1 This bit field determines the PCI capability version. The value has been changed to reflect that the XIO2001 is compliant to the 2.0 PCI-Express base specification. | | |
| Device Capabilities Register (PCI offset 74h) | (bit 15) RBER = 1 was 0 The role-based error reporting bit was added to the Device Capabilities Register this bit is set to indicate that the XIO2001 implements the functionality originally defined in the Error Reporting ECN for <i>PCI Express Base Specification</i> , Revision 1.0a, and later incorporated into <i>PCI Express Base Specification</i> , Revision 1.1 and Revision 2.0. | | |
| Link Capabilities Register (PCI offset 7Ch) | CLK_PM=1 was 0 This bit indicates that the XIO2001 supports the CLKREQ protocol. | | |
| Link Control Register (PCI offset 80h) | CPM_EN bit 8 added (Clock Power Management Enable) Clock Power Management Enable bit. This bit is used to enable XIO2001 to use CLKREQ# for clock power management. | | |
| Expanded PCI Express Capability Structure (PCI offset 72h) | The PCI Express Capability structure was expanded to encompass nine new registers that were defined in the 2.0 PCI-Express Base Specification. The XIO2001 does not implement these registers since they are specific to 5.0Gb transfer rate which the XIO2001 does not support however register space must be allocated in the extended configuration address space to be compliant to software that is compliant to the 2.0 PCI-Express Base Specification. Six dwords of additional address space has been added starting at PCI offset A4h. | | |
| Pre-fetch Agent Request Limits Register (PCI offset E8h) | This new register contains three new bit fields that define the pre-fetch agent limits on retrieving data using upstream reads. The three new bit fields are: PFA_REQ_LENGTH_LIMIT: Determines the number of bytes in the thread that the pre-fetch agent will read for that thread. PFA_CPL_CACHE_MODE: Completion Cache Mode. Determines the rules for completing the caching process. PFA_REQ_CNT_LIMIT: Request Count Limit. Determines the number of pre-fetch reads that takes place in each burst. | | |
| Cache Timer Transfer Limit Register (PCI offset EAh) | The register is used to set the number of PCI cycle starts that have to occur without a read hit on the completion data buffer, before the cache data can be discarded. | | |
| Cache Timer Lower Limit Register (PCI offset ECh) | Minimum number of clock cycles that must have passed without a read hit on the completion data buffer before the "cache miss limit" check can be triggered. | | |
| Cache Timer Upper Limit Register (PCI offset EEh) | Discard cached data after this number of clock cycles have passed without a read hit on the completion data buffer. | | |

Table 1. Register Changes

2 Increased Upstream Memory Read Performance

The XIO2001 incorporates a new logic module which greatly improves the performance of upstream memory read transactions. This auto pre-fetch agent will generate speculative read requests on behalf of a PCI master or masters.

3 Added JTAG Interface to Support Boundary Scan

Boundary scan is a method for testing interconnects on printed circuit boards. The JTAG interface complies with IEEE standard 1149.1 and utilizes the standard 5 pin interface (TCLK, TDI, TDO, TMS).



www.ti.com

4 Added CLKREQ Support

The CLKREQ signal is an open drain, active low signal that is driven low by the XIO2001 to request that the PCI Express reference clock be available in order to allow the PCI Express interface to send/receive data. CLKREQ is generally used when power consumption is a major concern.

5 New Support for Slower PCI Clock

The XIO2001 has additional native support for four PCI clock frequencies. When PCLK66SEL, and M66EN signals are pulled high the PCI clock frequency will operate at 66MHz, when M66EN is pulled low the PCI clock frequency will operate at 33MHz. When PCLK66SEL is pulled-low and M66EN is pulled-high the PCI clock frequency will operate at 50MHz, when M66EN is pulled low the PCI clock frequency will operate at 50MHz, when M66EN is pulled low the PCI clock frequency will operate at 50MHz, when M66EN is pulled low the PCI clock frequency will operate at 50MHz, when M66EN is pulled low the PCI clock frequency will operate at 25MHz. Like the XIO2000A the XIO2001 still supports any PCI clock frequency up to 66MHz when the clock is provided externally.

6 Improved ASPM Support

There is a difference in the way the XIO2001 implements ASPM compared to the XIO2000A. On the XIO2000A the L1 state can only be entered if the receiver has detected entry into L0s. On the XIO2001 this dependency no longer exists, the XIO2001 will immediately send PM_Active_State_Request_L1 DLLP's after determining that there are pending TLP's or DLLP's.

7 Pin Out Changes

The XIO2001 is not pin compatible to the XIO2000A. There are some new signals in the XIO2001 while other signals have been removed.

Document Revision History

| DATE | REVISION | COMMENTS |
|---------|----------|-----------------|
| 07/2009 | - | Initial release |

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|-----------------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DLP® Products | www.dlp.com | Broadband | www.ti.com/broadband |
| DSP | dsp.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Clocks and Timers | www.ti.com/clocks | Medical | www.ti.com/medical |
| Interface | interface.ti.com | Military | www.ti.com/military |
| Logic | logic.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Power Mgmt | power.ti.com | Security | www.ti.com/security |
| Microcontrollers | microcontroller.ti.com | Telephony | www.ti.com/telephony |
| RFID | www.ti-rfid.com | Video & Imaging | www.ti.com/video |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated