ABSTRACT

This document provides board-level guidelines and techniques for designing with the TLC320AD50. This includes topics such as printed-circuit board construction, power-supply decoupling, noise reduction, and general design guidelines. The intent is to provide strategies to help users attain first-pass design success with the TLC320AD50.

A flow diagram explaining the initialization of the AD50 after power-up reset is included.

Contents

1 Introduction .................................................................................................................. 2
2 PC Board Construction ............................................................................................... 2
   2.1 Ground Plane Details .......................................................................................... 2
   2.2 Power Plane Details .......................................................................................... 2
3 Special Connections ........................................................................................................ 3
   3.1 Analog Power and/or Ground Planes .................................................................. 3
   3.2 Digital Power and/or Ground Planes ................................................................... 4
   3.3 Bandgap Voltage Reference Pin Decoupling ....................................................... 5
   3.4 Bandgap Filter Reference Decoupling .................................................................. 5
4 Clocks ............................................................................................................................ 5
5 Resetting the AD50 ......................................................................................................... 6
6 General .......................................................................................................................... 6
7 Preventing Latch-Up ...................................................................................................... 7
   7.1 Device Power-Up Sequence .................................................................................. 7
8 Using AD50s as Slaves With No Masters ................................................................. 7
9 References ..................................................................................................................... 9
Appendix A AD50 Initialization ....................................................................................... 10

List of Figures

1 Isolating Analog and Digital Powers to the AD50 ...................................................... 3
2 Decoupling Requirements for the AD50 ................................................................... 5
3 Termination of Clocks ................................................................................................. 6
4 DSP Interfaced to AD50 Slaves .................................................................................. 8
5 Timing Diagram for Frame Syncs Generated by PLD for all Slave Configuration ....... 9
1 Introduction

The TLC320AD50 (AD50) is an analog-interface circuit that provides high-resolution conversion from analog to digital (A/D), and from digital to analog (D/A) using oversampling sigma-delta technology. The AD50 is a mixed-signal device, and the user should follow good mixed-signal printed-circuit board design practices when designing with this device.

This document presents design techniques to help achieve first-pass success with the AD50. Appendix A presents a sample flow diagram depicting the initialization scheme for the AD50.

2 PC Board Construction

The printed-circuit board containing a TLC320AD50 can be fabricated with as few as four layers. Standard FR4-type material can be used. For best performance, the layers should be configured as follows:

- Top (layer 1): signal
- Internal Layer 2: ground
- Internal Layer 3: power
- Bottom (layer 4): signal

The ground and power planes are sandwiched between the top and bottom signal-carrying layers. This minimizes the coupling of RF noise into the system by providing a very low impedance between power and ground, and by shielding signal traces.

2.1 Ground Plane Details

The AD50 is designed with separate analog and digital ground pins (AVss, DVss) to avoid coupling of digital signals into the analog circuits.

To obtain the best signal-to-noise ratio, it is recommended that the ground plane on the printed-circuit board be split into separate analog and digital sections, with the AD50 ground pins connected to their respective planes. The analog and digital ground planes should be joined together in only one place, preferably back at the power supply.

The analog and digital ground planes should be designed with the split occurring under the AD50 package, between the analog and digital ground pins of the device. The splitting of the ground plane prevents digital noise from corrupting the analog circuits within the device.

2.2 Power Plane Details

The AD50 is designed with separate analog and digital power pins (AVdd, DVdd). Table 1 shows the power configurations possible.
### Table 1. Power Configurations

<table>
<thead>
<tr>
<th>OPTION</th>
<th>ANALOG POWER (AV&lt;sub&gt;dd&lt;/sub&gt; and AV&lt;sub&gt;dd&lt;/sub&gt;(PLL))</th>
<th>DIGITAL POWER (DV&lt;sub&gt;dd&lt;/sub&gt;)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Option #1</td>
<td>5 V</td>
<td>5 V</td>
</tr>
<tr>
<td>Option #2</td>
<td>5 V</td>
<td>3.3 V</td>
</tr>
</tbody>
</table>

For an ideal design, it is recommended that separate analog and digital power be supplied to the AD50. This can be accomplished because the AD50 can operate from a 5-V supply for the analog circuitry, and a 3.3-V supply for the digital circuitry.

However, if 5 V is used to power both the analog and digital power pins on the AD50, the use of two separate 5-V supplies rarely occurs. When a single 5-V supply is used to power both the digital and analog circuits, it is suggested to isolate the power going to the analog supply of the AD50 from the digital supply, as shown in Figure 1.

![Figure 1. Isolating Analog and Digital Powers to the AD50](image)

A ferrite bead isolates and filters the power supplied to the analog supply pin. Two high-frequency bypass capacitors are also used, one on either side of the ferrite bead. Basically, a separate analog power island is created for the AD50.

The connection from the ferrite bead to the HF decoupling cap and analog power pins on the AD50 should be done as an island or small plane. If this is not possible, very wide traces should be used, as wide or wider than the pad on the surface-mount discrete components.

### 3 Special Connections

Several pins on the AD50 should be either decoupled to a specific power or ground, or attached directly to those planes. The following section details these special connections.

#### 3.1 Analog Power and/or Ground Planes

The connections described in Table 2 must go directly to the analog power and/or ground planes.
Table 2. Connections to the Analog Power and/or Analog Ground Planes

<table>
<thead>
<tr>
<th>PIN OR COMPONENT NAME</th>
<th>DESCRIPTION</th>
<th>CONNECTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>AVss</td>
<td>Analog ground reference pin on the AD50</td>
<td>Connected directly to the analog ground plane</td>
</tr>
<tr>
<td>AVss (PLL)</td>
<td>Analog ground pin for the internal PLL on the AD50</td>
<td>Connected directly to the analog ground plane</td>
</tr>
<tr>
<td>AVdd</td>
<td>Analog power supply pin for the AD50</td>
<td>Connected directly to the analog power plane or island</td>
</tr>
<tr>
<td>AVdd (PLL)</td>
<td>Analog power supply for the internal PLL on the AD50</td>
<td>Connected directly to the analog power plane or island</td>
</tr>
<tr>
<td>HF-bypass capacitor #1 (0.1 µF)</td>
<td>HF decoupling of the analog power supply on the AD50</td>
<td>Connected between the analog power and analog ground planes, located at the AVdd pin on the AD50.</td>
</tr>
<tr>
<td>HF-bypass capacitor #2 (0.1 µF, X7R type ceramic)</td>
<td>HF decoupling of the Analog PLL power supply on the AD50</td>
<td>Connected between the analog power and analog ground planes, located at the AVdd (PLL) pin on the AD50.</td>
</tr>
<tr>
<td>HF-bypass capacitor #3 (0.1 µF, X7R type ceramic)</td>
<td>HF decoupling of the bandgap reference on the AD50</td>
<td>Connected between the FILT pin and analog ground planes, located at the FILT pin on the AD50.</td>
</tr>
<tr>
<td>LF-bypass capacitor #1 (optional 22-47 µF, electrolytic)</td>
<td>Optional low-frequency decoupling of the analog power supply on the AD50.</td>
<td>Connected between the analog power and analog ground planes, located at the AVdd pin on the AD50.</td>
</tr>
</tbody>
</table>

3.2 Digital Power and/or Ground Planes

The connections described in Table 3 must go directly to digital power and/or ground planes.

Table 3. Connections to the Digital Power and/or Digital Ground Planes

<table>
<thead>
<tr>
<th>PIN OR COMPONENT NAME</th>
<th>DESCRIPTION</th>
<th>CONNECTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>DVss</td>
<td>Digital ground reference pin on the AD50</td>
<td>Connected directly to the digital ground plane</td>
</tr>
<tr>
<td>DVdd</td>
<td>Digital power supply pin for the AD50</td>
<td>Connected directly to the digital power plane</td>
</tr>
<tr>
<td>HF-bypass capacitor #4 (0.1 µF, X7R type ceramic)</td>
<td>HF decoupling of the digital power supply on the AD50</td>
<td>Connected between the digital power and digital ground planes, located at the DVdd pin on the AD50.</td>
</tr>
<tr>
<td>LF-bypass capacitor #2 (optional 22-47 µF, electrolytic)</td>
<td>Optional low-frequency decoupling of the digital power supply on the AD50</td>
<td>Connected between the digital power and digital ground planes, located at the DVdd pin on the AD50.</td>
</tr>
</tbody>
</table>

Refer to Figure 2 for a schematic showing the decoupling capacitors required.
3.3 Bandgap Voltage Reference Pin Decoupling

The internal bandgap reference voltage (REFP and REFM) for the converters is brought out to pins on the AD50. External filtering of this bandgap reference voltage is required. A 0.1-μF ceramic capacitor must be located at the REFP pin and connected across pins REFP and REFM. A surface-mount component should be used.

3.4 Bandgap Filter Reference Decoupling

External decoupling of the power supply to the bandgap reference is required. The FILT pin is provided as this point in the circuit. A 0.1-μF ceramic capacitor must be located at the FILT pin and connected between the FILT pin and analog ground (AVss).

4 Clocks

Termination of high-frequency digital signals, such as clock signals, depends on the frequency of the clocks being used, the length of the signal traces, and the rise and fall times of these clock signals.

In many cases it is useful to place series-termination resistors at the clock-source pin. It is easier to place a shunt or zero-ohm resistor across the pads if the termination is not required, than to spin a board just to add a series resistor. In a board design using the AD50, it is useful to place a series-termination resistor at the following clock source points:

- At the oscillator or clock source for MCLK
- At the SCLK pin of the AD50, when the AD50 is configured as a master \((M/S=\text{high})\)

See Figure 3 for the optimum location of the series resistor.

![Figure 3. Termination of Clocks](image)

### 5 Resetting the AD50

Properly controlling the AD50 during and after reset is very important.

- The AD50 requires at least six full MCLK cycles to occur while the reset is active (low).

- A finite amount of time is required \textit{after} reset is inactive (high) before the control registers in the AD50 are written. It is suggested that the controller wait a minimum of 150 \(\mu\text{s}\) after reset is inactive before writing control words or configuration data to the AD50.

- The internal phase locked loop circuitry requires at least 18 frame syncs to occur before valid conversion data is available. The internal PLL circuitry needs at least 18 frame syncs to occur before it is stabilized.

These timing requirements apply to both hardware and software resets.

### 6 General

It is important to design and lay out a printed-circuit board properly to attain a low noise, high-quality design. In addition to the techniques and tips previously suggested, a few other points can contribute to producing a low noise system:

- Keep analog and digital-signal traces physically separated from each other.

- Do not run analog and digital signals side by side.

- Run high-speed clock lines entirely on the top or bottom signal layers, and avoid using vias on these lines.

- Route clock signals carefully so they are kept away from analog signals and circuitry, as well as from any voltage references.

- Always try to use solid ground planes—do not use routed ground traces.

- Use surface-mount discrete components to minimize parasitic capacitance and inductance.
• Locate power-supply decoupling capacitors at power supply pins on devices. Place ceramic capacitors (HF capacitors) closer to IC pins when using both HF and LF bulk capacitors.
• Locate switching power supplies away from analog circuits.
• Adequately filter power-supply inputs to the PC board at the power-supply input to the board. Both high and low-frequency decoupling should be used.
• Keep clock-trace paths as short as possible.
• Route analog signals and the analog power plane over the analog ground plane (not the digital ground)
• Route digital signals and the digital power plane over the digital ground plane (not the analog ground)

7 Preventing Latch-Up

Latch-up is possible in all CMOS devices. It is caused by the firing of a parasitic transistor that is present due to the inherent nature of CMOS devices. When a latch-up condition occurs, the device draws excessive amounts of current and continues to draw heavy current until power is removed. Latch-up can result in permanent damage to the device if supply current is not limited.

Even though the AD50 is heavily protected against latch-up, it is still possible to cause a latch-up condition under certain conditions in which excess current is forced into or out of one or more terminals. Latch-up can occur when the supply voltage drops momentarily below ground, or possibly when a signal is applied to a terminal after power has been applied, but before the ground is connected.

To ensure that latch-up does not occur, it is considered good design practice to connect a reverse-biased Schottky diode with a forward-voltage drop that is less than or equal to 0.4 V (1N5711 or equivalent) between the power supply and its ground.

7.1 Device Power-Up Sequence

Latch-up can also occur if a signal source is connected without the device being properly grounded. A signal applied to one terminal could then find a ground through another signal terminal on the device. To ensure proper operation of the device, and as a safeguard against this sort of latch-up, it is recommended that the following power-up sequence be observed:

• Ensure that no signals are applied to the device before the power-up sequence is complete.
• Connect the ground.
• Apply power (AVdd, then DVdd).
• Force a power-down condition in the device using the hardware power-down feature.
• Connect the master clock.
• Release the power-down condition.
• Apply the analog signals.

When powering down the device, this procedure should be followed in reverse order.

8 Using AD50s as Slaves With No Masters

In some designs, it can be useful to configure one or more AD50’s as slave devices, without configuring an AD50 as a master. This configuration is acceptable, but may require additional components to generate the frame syncs and clocks required.
Table 4 lists the configuration of the I/O pins required to achieve the slave configuration, including their direction and description. Figure 4 shows a sample interconnection between a TMS320Cxxx DSP and multiple AD50s configured as slaves.

**Table 4. AD50 I/O Configuration for Slave Mode**

<table>
<thead>
<tr>
<th>PIN NAME</th>
<th>CONFIGURATION</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>FS</td>
<td>Input</td>
<td>Frame sync input generated by controller or other logic</td>
</tr>
<tr>
<td>M/S</td>
<td>Input tied low</td>
<td>Configures device as slave</td>
</tr>
<tr>
<td>SCLK</td>
<td>Input</td>
<td>Shift clock generated by controller or other logic</td>
</tr>
</tbody>
</table>

Note that the controller or other logic must generate the frame sync for all slave AD50s as well as for the DSP, and must also generate the shift clock for all the slave devices.

The DSP must receive a frame sync for every AD50 slave data communication. Therefore, multiple frame syncs (slave1, slave2, DSP, and so on) are required from the external logic or controller:

- One frame sync is provided to the DSP for continual frame-sync pulses for every time slot.
- One frame sync is provided for every slave, where each slave frame sync is active only in its designated time slot.

A timing diagram for the frame syncs generated by the PLD is shown in Figure 5.
Figure 5. Timing Diagram for Frame Syncs Generated by PLD for All-Slave Configuration

9 References
1.  *TLC320AD50C/I, TLC320AD52C Data Manual*, literature number SLAS131
2.  *Evaluation Board for the TCL320AD50C DSP Analog Interface Circuit*, literature number SLAAE15
Appendix A  AD50 Initialization

A.1 Flow Chart for Initializing a TLC320AD50 With One Master and Slaves

Start

1. Initialization Starts After Power Up Reset Has Occurred

2. FS (For Master and all Slaves) Occur at The Same Time. Request Secondary Communication (All Devices)

3. 128 SCLKS Will Pass Between Frame Syncs

4. Request Secondary Communication (D0 = 1)

5. Program Control Register 1
   (00000001dddddddd)

6. FS (For Master and all Slaves) Happen at The Same Time. All Devices Get Register 1 Programmed (D13 = 0 For Write, D12–D8 = 00001 For Control Register 1)

7. 128 SCLKS Will Pass Between Frame Syncs

8. Request Secondary Communication (D0 = 1)

9. Program Control Register 2
   (00000010dddddddd)

10. FS (For Master and all Slaves) Happen at The Same Time. All Devices Get Register 2 Programmed (D13 = 0 For Write, D12–D8 = 00010 For Control Register 2)

11. 128 SCLKS Will Pass Between Frame Syncs

12. Yes

13. No

14. FS low?

15. Yes

16. FS low?

17. Yes

18. FS low?

19. No
A.1 Flow Chart for Initializing a TLC320AD50 With One Master and Slaves (Continued)

128 SCLKS Will Pass Between Frame Syncs

128 SCLKS Will Pass Between Frame Syncs

128 SCLKS Will Pass Between Frame Syncs

"m" SCLKs Between FS and FSD For Master

Request Secondary Communication (D0 = 1)

No

FS low?

Yes

Program Control Register 4 (00000100dddddddd)

No

FS low?

Yes

Request Secondary Communication (D0 = 1)

No

FS low?

Yes

Program Control Register 3 (0000001111dddddd)

No

FS low?

Yes

Transmit/Receive Data To/From The Master Codec

No

FS low?

Yes

FS (For Master and All Slaves) Occur Simultaneously. Register 4 is Programmed For All Devices (D13 = 0 For Write, D12–D8 = 00100 For Control Register 4)

Last Time That All Frame Syncs Occur Simultaneously For Master and Slaves

Register 3 Gets Programmed For All Devices. This Sets Up The Number of Slaves Present (3) and The Delay Between FS and FSD For All Devices.

128 SCLKS Will Pass Between Frame Syncs

128 SCLKS Will Pass Between Frame Syncs

128 SCLKS Will Pass Between Frame Syncs

128 SCLKS Will Pass Between Frame Syncs
A.1 Flow Chart for Initializing a TLC320AD50 With One Master and Slaves (Continued)

- "m" SCLKs Between FS and FSD For Slave 1
- "m" SCLKs Between FS and FSD For Slave 2

Transmit/Receive Data To/From The SLAVE1 Codec

No

FS low?

Yes

Transmit/Receive Data To/From The SLAVE2 Codec

No

FS low?

Yes

Transmit/Receive Data To/From The SLAVE3 Codec
IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK.

In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party’s products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated