Design Guidelines for the TLC320AD535/545

Sandi Rodgers

Data Communications Products, Mixed Signal DSP Solutions

ABSTRACT

This document provides board level design guidelines and techniques for designing with the TLC320AD535 and TLC320AD545. This includes topics such as printed-circuit board construction, power supply decoupling, reducing noise and general design guidelines and techniques. The intent is to provide guidelines that help users obtain first pass design success with the TLC320AD535 and TLC320AD545 devices.

A flow diagram explaining the initialization of the AD535 and AD545 after power-up reset is included.

Contents

1 Introduction ................................................................. 2
2 PC Board Construction .................................................. 2
  2.1 Ground Plane Details ................................................. 2
  2.2 Power Plane Details ................................................ 3
3 Special Connections ..................................................... 4
  3.1 Analog Power and/or Ground Planes ................................. 4
  3.2 Digital Power and/or Ground Planes ................................ 5
  3.3 Bandgap Voltage Reference Filter Decoupling .................... 6
  3.4 Bandgap Filter Reference Decoupling ................................ 6
4 Clocks ..................................................................... 6
5 General ..................................................................... 7
  5.1 Preventing Latch-Up .................................................... 8
  5.2 Device Power-Up Sequence ......................................... 8
  5.3 Applying RESET to the AD535/AD545 ............................. 8
  5.4 Power-On Reset Function (AD535 only) ........................... 8
  5.5 Interfacing the Data Channel to a Telephone Line ............... 9
6 References ................................................................. 10
Appendix A. Flow Chart for Initializing a TLC320AD535 or AD545 .......... 11
Appendix B. Flow Chart for Initializing a TLC320AD535 ....................... 13
1 Introduction

The TLC320AD535 (AD535) and TLC320AD545 (AD545) devices are analog interface circuits that provide high resolution conversion from analog to digital (A/D) and digital to analog (D/A) using oversampling sigma-delta technology. They are mixed signal devices and the user should be careful to follow good mixed signal printed-circuit board design practices when designing with the AD535 and AD545. The AD535 is comprised of a two-channel codec, one for voice and one for data. The AD545 is similar to the AD535 but is a single channel device containing only the data channel.

This document will present design techniques to help achieve first pass success with the AD535 and AD545. Appendix A presents a sample flow diagram depicting the initialization scheme for the AD535 and AD545.

2 PC Board Construction

The printed-circuit board containing an AD535 or AD545 can be fabricated with as few as 4 layers. Standard FR4 type material can be used. For best performance, the layers should be configured as followed

- Top (layer 1): SIGNAL
- Internal Layer 2 : Ground
- Internal Layer 3: Power
- Bottom (layer 4): SIGNAL

The ground and power planes are sandwiched between the top and bottom signal carrying layers. This minimizes the coupling of RF noise into the system by providing a very low impedance between power and ground, and by shielding signal traces.

2.1 Ground Plane Details

The AD535 and AD545 are designed with separate analog and digital ground pins to avoid coupling digital signals into the analog circuits. See Table 1 for a description of the types of grounds each device contains.
To obtain the best signal to noise ratio, it is recommended that the ground plane on the printed-circuit board be split into separate analog and digital sections, with the devices ground pins connected to their respective planes. The analog and digital ground planes should be joined together in only one place, preferably back at the power supply.

The analog and digital ground planes should be designed with the split occurring under the device package, between the analog and digital ground pins on the device. The splitting of the ground plane will prevent digital noise from corrupting the analog circuits within the device.

### 2.2 Power Plane Details

The AD535 and AD545 are designed with separate analog and digital power pins (xAVDD, DVDD), as well as a monitor supply pin (MVDD). The monitor supply is also considered an analog power pin. Table 2 shows the possible power configurations:

<table>
<thead>
<tr>
<th>OPTION</th>
<th>ANALOG POWER (DAVDD AND VAVDD)</th>
<th>DIGITAL POWER (DVDD)</th>
<th>MONITOR POWER (MVDD)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Option #1</td>
<td>5 V</td>
<td>5 V</td>
<td>5 V</td>
</tr>
<tr>
<td>Option #2</td>
<td>5 V</td>
<td>3.3 V</td>
<td>5 V</td>
</tr>
<tr>
<td>Option #3</td>
<td>3.3 V</td>
<td>3.3 V</td>
<td>3.3 V (see Note 1)</td>
</tr>
<tr>
<td>Option #4</td>
<td>3.3 V</td>
<td>3.3 V</td>
<td>5 V</td>
</tr>
</tbody>
</table>

**NOTE 1:** The power-on reset function will not operate on the AD535 with MVDD connected to 3.3 V.

For an ideal design, it would be recommended that separate analog and digital power be supplied to the AD535 and AD545. Because these devices can operate from a 5-V supply for the analog circuitry and a 3.3-V supply for the digital circuitry, this can be accomplished.

However, if either 5 V or 3.3 V is used to power both the analog and digital supplies on the AD535 or AD545, the use of two separate 5-V supplies rarely occurs. When a single supply is used to power both the digital and analog circuits on the AD535 and AD545, it is suggested that the power going to the analog supply pins is isolated from the digital supply as shown in Figure 1.
A ferrite bead isolates and filters the power supplied to the analog supply pin. Two high frequency bypass capacitors are also used, one on either side of the ferrite bead. Basically a separate analog power island is created for the AD535 or AD545.

The connection from the ferrite bead to the HF decoupling cap and analog power pins on the AD535 and AD545 should be done as an island or small isolated plane. If this is not possible, very wide traces as wide as the pad on the surface-mount discrete components (or wider) should be used.

3 Special Connections

Several pins on the AD535 and AD545 should be either decoupled to a specific power or ground, or attached directly to those planes. The following section details these special connections

3.1 Analog Power and/or Ground Planes

The connections described in Table 3 must be connected directly to the analog power and/or ground planes:

<table>
<thead>
<tr>
<th>PIN OR COMPONENT NAME</th>
<th>DESCRIPTION</th>
<th>DEVICE</th>
<th>CONNECTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>DAVSS</td>
<td>Analog ground pin for the data channel</td>
<td>AD535, AD545</td>
<td>Connected directly to the analog ground plane</td>
</tr>
<tr>
<td>VAVSS</td>
<td>Analog ground pin for the voice channel</td>
<td>AD535</td>
<td>Connected directly to the analog ground plane</td>
</tr>
<tr>
<td>VSS</td>
<td>Internal substrate ground</td>
<td>AD535, AD545</td>
<td>Connected directly to the analog ground plane</td>
</tr>
<tr>
<td>MVSS</td>
<td>Monitor amplifier ground pin</td>
<td>AD535, AD545</td>
<td>Connected directly to the analog ground plane</td>
</tr>
<tr>
<td>DAVID</td>
<td>Data channel analog power supply pin</td>
<td>AD535, AD545</td>
<td>Connected directly to the analog power plane or island</td>
</tr>
<tr>
<td>VAVDD</td>
<td>Voice channel analog power supply</td>
<td>AD535</td>
<td>Connected directly to the analog power plane or island</td>
</tr>
<tr>
<td>HF bypass capacitor #1 (0.1 μF)</td>
<td>HF decoupling of the data channel analog power supply</td>
<td>AD535, AD545</td>
<td>Connected between the analog power and analog ground planes, located at the DAVDD pin on the device</td>
</tr>
<tr>
<td>HF bypass capacitor #2 (0.1 μF, X7R type ceramic)</td>
<td>HF decoupling of the voice channel analog power supply</td>
<td>AD535</td>
<td>Connected between the analog power and analog ground planes, located at the VAVDD pin on the AD535</td>
</tr>
<tr>
<td>HF bypass capacitor #3 (0.1 μF, X7R type ceramic)</td>
<td>HF decoupling of the monitor power supply</td>
<td>AD535, AD545</td>
<td>Connected between the analog power and analog ground planes, located at the MVDD pin on the device</td>
</tr>
<tr>
<td>HF bypass capacitor #4 (0.1 μF, X7R type ceramic)</td>
<td>HF decoupling of the bandgap reference</td>
<td>AD535, AD545</td>
<td>Connected between the FILT pin and analog ground planes, located at the FILT pin on the device</td>
</tr>
<tr>
<td>LF bypass capacitor #1 (optional 22–47 μF, electrolytic)</td>
<td>Optional low frequency decoupling of the data channel analog power</td>
<td>AD535, AD545</td>
<td>Connected between the analog power and analog ground planes, located at the DAVDD pin on the device</td>
</tr>
<tr>
<td>LF bypass capacitor #2 (optional 22–47 μF, electrolytic)</td>
<td>Optional low frequency decoupling of the voice channel analog power</td>
<td>AD535, AD545</td>
<td>Connected between the analog power and analog ground planes, located at the VAVDD pin on the device</td>
</tr>
<tr>
<td>LF bypass capacitor #3 (optional 22–47 μF, electrolytic)</td>
<td>Optional low frequency decoupling of the monitor power supply</td>
<td>AD535, AD545</td>
<td>Connected between the analog power and analog ground planes, located at the MVDD pin on the device</td>
</tr>
</tbody>
</table>
3.2 Digital Power and/or Ground Planes

The connections described in Table 4 must be connected directly to the digital power and/or ground planes. These connections are common to both the AD535 and AD545.

Table 4. Connections to the Digital Power and/or Digital Ground Planes

<table>
<thead>
<tr>
<th>PIN OR COMPONENT NAME</th>
<th>DESCRIPTION</th>
<th>CONNECTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>DVSS</td>
<td>Digital ground pin</td>
<td>Connected directly to the digital ground plane</td>
</tr>
<tr>
<td>DVDD</td>
<td>Digital power supply pin</td>
<td>Connected directly to the digital power plane</td>
</tr>
<tr>
<td>HF bypass capacitor #5 (0.1 μF, X7R type ceramic)</td>
<td>HF decoupling of the digital power supply</td>
<td>Connected between the digital power and digital ground planes, located at the DVDD pin on the device</td>
</tr>
<tr>
<td>LF bypass capacitor #4 (optional 22–47 μF, electrolytic)</td>
<td>Optional low frequency decoupling of the digital power supply</td>
<td>Connected between the digital power and digital ground planes, located at the DVDD pin on the device</td>
</tr>
</tbody>
</table>

Refer to Figure 2 for a schematic showing required decoupling capacitors.

NOTE: Components in dashed boxes are optional, but suggested

Figure 2. Decoupling Requirements for the AD535 and AD545
3.3 Bandgap Voltage Reference Filter Decoupling

The internal bandgap voltage references for both the data channel DAC and ADC, as well as the voice channel DAC and ADC (AD535 only), are brought out to pins on the AD535 and AD545. External filtering of this bandgap reference voltage is required. A 0.1 μF ceramic capacitor must be used to decouple these references. A surface-mount component should be used. See Table 5 for the pins to be decoupled.

Table 5. Bandgap Filter Decoupling

<table>
<thead>
<tr>
<th>PIN NAME</th>
<th>CAPACITOR VALUE</th>
<th>DEVICE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>DREFM_ADC, DREFP_ADC</td>
<td>0.1 μF (X7R type ceramic)</td>
<td>AD545, AD535</td>
<td>Data channel ADC voltage reference filter decoupling. Capacitor should be located at the DREFP_ADC pin.</td>
</tr>
<tr>
<td>DREFM_DAC, DREFP_DAC</td>
<td>0.1 μF (X7R type ceramic)</td>
<td>AD545, AD535</td>
<td>Data channel DAC voltage reference filter decoupling. Capacitor should be located at the DREFP_DAC pin.</td>
</tr>
<tr>
<td>VREFM_ADC, VREFP_ADC</td>
<td>0.1 μF (X7R type ceramic)</td>
<td>AD535</td>
<td>Voice channel ADC voltage reference filter decoupling. Capacitor should be located at the VREFP_ADC pin.</td>
</tr>
<tr>
<td>VREFM_DAC, VREFP_DAC</td>
<td>0.1 μF (X7R type ceramic)</td>
<td>AD535</td>
<td>Voice channel DAC voltage reference filter decoupling. Capacitor should be located at the VREFP_DAC pin.</td>
</tr>
</tbody>
</table>

3.4 Bandgap Filter Reference Decoupling

External decoupling of the power supply to the bandgap reference is required. The FILT pin is provided as this point in the circuit. A 0.1 μF ceramic capacitor must be located at the FILT pin and connected between FILT and analog ground (AVSS).

4 Clocks

Termination of high frequency digital signals, such as clock signals, depends on the frequency of the clocks being used, the length of the signal traces, and the rise and fall times of these clock signals.

In many cases, it is useful to place series termination resistors at the clock source pin. It is easier to place a shunt or zero ohm resistor across the pads if the termination is not required, than to spin a board just to add a series resistor. In a board design using the AD535 or AD545, it may be useful to place a series termination resistor at the following clock source points:

- At the oscillator or clock source for DT_MCLK
- At the oscillator or clock source for VC_MCLK (AD535 only)
- At the DT_SCLK pin
- At the VC_SCLK pin (AD535 only)

See Figure 3 for the optimum location of the series resistors. The value for these series resistors is driver, board, and transmission line dependent. Usually a value of 22 Ω to 68 Ω will be sufficient. The intention here is to reduce noise, undershoot, and overshoot on the signals. The designer must be very careful in the choice of values for the series resistor, so that the rise or fall time of the clocks is not adversely degraded. If this degradation occurs, double clocking of data is possible due to a slow rise time crossing the trigger threshold too slowly on the interconnected device.
It may also be useful to place series termination resistors at the source of the serial data stream, or a pulldown resistor on the signal driving the DIN pin on the AD535 or AD545. The series resistors are also shown in Figure 3.

5 General

Proper printed-circuit board design and layout is important in producing a low noise, high quality design. In addition to the techniques and tips suggested above, a few other items can help in producing a low noise system:

- Keep analog and digital signal traces physically separated from each other.
- Do not run analog and digital signals side by side.
- Run high-speed clock lines entirely on the top or bottom signal layers and avoid using vias on these lines.
- Keep clock trace paths as short as possible.
- Take care in routing clock signals so they are away from analog signals and circuitry, as well as any analog voltage references.
- Try to always use solid ground planes – do not use routed ground traces.
- Route analog signals and power plane over the analog ground plane (not the digital ground)
- Route digital signals and power plane over the digital ground plane (not the analog ground)
- Use surface-mount discrete components to minimize parasitic capacitance and inductance.
- Locate power supply decoupling capacitors at power supply pins on devices. Place ceramic capacitors (HF caps) closest to the IC pins when both HF and LF bulk caps are used.
- Locate switching power supplies away from analog circuits.

NOTE: Separate oscillators or clock sources can be used for VC_MCLK and DT_MCLK
• Power supply inputs to the PC board must be adequately filtered at the power supply input to the board. Both high and low frequency decoupling should be used.

5.1 Preventing Latch-Up

Latch-up is possible in all CMOS devices. It is caused by the firing of a parasitic transistor that is present due to the inherent nature of CMOS. When a latch-up condition occurs, the device draws excessive amounts of current and will continue to draw heavy current until power is removed. Latch-up can result in permanent damage to the device if supply current is not limited.

Even though the AD535 and AD545 are heavily protected against latch-up, it is still possible to cause a latch-up condition under certain conditions in which excess current is forced into or out of one or more terminals. Latch-up can occur when the supply voltage drops momentarily below ground or possibly if a signal is applied to a terminal after power has been applied but before the ground is connected.

To ensure that latch-up does not occur, it is considered good design practice to connect a reverse-biased Schottky diode with a forward voltage drop of less than or equal to 0.4V (1N5711 or equivalent) between the power supply and its ground.

5.2 Device Power-Up Sequence

Latch-up can also occur if a signal source is connected without the device being properly grounded. A signal applied to one terminal could then find a ground through another signal terminal on the device. To ensure proper operation of the device and as a safeguard against this sort of latch-up, it is recommended that the following power-up sequence be used:

• Ensure that no signals are applied to the device before the power-up sequence is complete.
• Connect GND.
• Apply power (analog powers then digital powers).
• Hold the device in reset.
• Connect the master clock.
• Release the device reset.
• Apply the analog signals.

When powering down the device, this procedure should be followed in reverse order.

5.3 Applying RESET to the AD535/AD545

The AD535 and AD545 require the signal applied to the RESET pin to remain active (low) for a minimum of 10 VC_MCLK and DT_MCLK cycles before asserting it inactive (high). The reset pulse does not have to be synchronous with either channel’s MCLK signal, but it must encompass at least 10 of the channel’s MCLK cycles in order for the channel and device to be properly reset.

5.4 Power-On Reset Function (AD535 only)

The power-on reset function (POR pin) is provided for resetting devices external to the AD535. The power-on reset function does not reset the AD535. It provides a means to reset other devices on the board, once the MV_DD power supply has crossed a defined threshold and become stable.
5.5 **Interfacing the Data Channel to a Telephone Line**

The hybrid circuitry in the data channel includes integrated amplifiers whose gains and filter pole frequencies are set by external resistors and capacitors. This allows maximum flexibility to make adjustments for board variations and international standards while providing integration of the function. A voltage reference (DT_REF) is provided as a reference for the transformer for the interconnection to the phone line.

Figure 4 gives an example of how to connect the data channel interface to the phone line with component values for the discrete matching network. A single ended configuration is shown. Figure 5 gives an example with a differential configuration.

---

**Figure 4. AD535/AD545 Data Channel Connection to Phone Line (Single-Ended Configuration)**
Figure 5. AD535/AD545 Data Channel Connection to Phone Line (Differential Configuration)

6 References
1. TLC320AD535C/I Data Manual, Dual Channel Voice/Data Codec (SLAS202)
2. TLC320AD545C/I Data Manual, Single Channel Data/Fax Codec (SLAS206)
Appendix A  Flow Chart for Initializing a TLC320AD535 or AD545  
(Data Channel Only)

Start

Initialization Starts After Power Up Reset Has Occurred

No

DT_FS Active?

Yes

Request Secondary Communication (D0 = 1)

No

DT_FS Active?

Yes

Program Control Register 1
(00000001dddddddd)

Request Secondary Communication By Setting D0 = 1 In the Data Channel Serial Data Transmitted to the AD535/AD545

Register 1 is Programmed
(D13 = 0 For Write, D12–D8 = 0001 For Control Register 1)

No

DT_FS Active?

Yes

Request Secondary Communication (D0 = 1)

No

DT_FS Active?

Yes

Program Control Register 2
(00000010dddddddd)

Request Secondary Communication By Setting D0 = 1 In the Data Channel Serial Data Transmitted to the AD535/AD545

Register 2 is Programmed
(D13 = 0 For Write, D12–D8 = 00010 For Control Register 2)

No

DT_FS Active?

Yes

128 SCLKS Will Pass Between Frame Syncs

No

128 SCLKS Will Pass Between Frame Syncs

Yes

128 SCLKS Will Pass Between Frame Syncs

Yes

128 SCLKS Will Pass Between Frame Syncs

Yes

128 SCLKS Will Pass Between Frame Syncs

Yes

Design Guidelines for the TLC320AD535/545  11
256 SCLKS Will Pass Between Frame Syncs When Only Primary Communications Are Occurring

128 SCLKS Will Pass Between Frame Syncs For Primary Communications Followed By Secondary Communications

Transmit/Receive Data Channel Serial Data to/from the AD535/AD545 With D0 = 0 of the Transmitted Data

No DT_FS Active?

Yes

No Secondary Communication Required?

Yes

Transmit/Receive Data Channel Serial Data to/from The AD535/AD545 With D0 = 1 of the Transmitted Data

No DT_FS Active?

Yes

Read or Write Control Register of Interest
Appendix B  Flow Chart for Initializing a TLC320AD535 (Voice Channel)

Start

No

VC_FS Active?

Yes

Request Secondary Communication (D0 = 1)

No

VC_FS Active?

Yes

Program Control Register 3 (00000011dddddddd)

Register 3 is Programmed (D13 = 0 For Write, D12–D8 = 00001 For Control Register 1)
Registers 3–6 Can Only be Programmed by the Voice Channel on the AD535

No

VC_FS Active?

Yes

Request Secondary Communication (D0 = 1)

No

VC_FS Active?

Yes

Program Control Register 2 (00000100dddddddd)

Register 4 is Programmed (D13 = 0 For Write, D12–D8 = 00010 for Control Register 2)
This Register Can Only be Programmed by the Voice Channel on the AD535

Initialization Starts After Power-Up Reset Has Occurred

128 SCLKS Will Pass Between Frame Syncs

128 SCLKS Will Pass Between Frame Syncs

128 SCLKS Will Pass Between Frame Syncs

128 SCLKS Will Pass Between Frame Syncs
Design Guidelines for the TLC320AD535/545

Program Control Register 6 (00000110dddddddd)
Yes
No

Program Control Register 5 (00000101dddddddd)
Yes
No

Request Secondary Communication by Setting D0 = 1 In The Voice Channel Serial Data Transmitted to the AD535

VC_FS Active?

Request Secondary Communication (D0 = 1)

128 SCLKS Will Pass Between Frame Syncs

Request Secondary Communication by Setting D0 = 1 In the Data Channel Serial Data Transmitted to the AD535/AD545

VC_FS Active?

Register 5 is Programmed (D13 = 0 For Write, D12–D8 = 00101 for Control Register 5) This Registers Can Only be Programmed by the Voice Channel on the AD535

128 SCLKS Will Pass Between Frame Syncs

VC_FS Active?

Register 6 is Programmed (D13 = 0 For Write, D12–D8 = 00101 for Control Register 6) This Registers Can Only be Programmed by the Voice Channel on the AD535

VC_FS Active?
256 SCLKS Will Pass Between Frame Syncs
When Only Primary Communications Are
Occurring

128 SCLKS Will Pass Between Frame Syncs
For Primary Communications Followed By
Secondary Communications

Transmit/Receive Serial Voice
Channel Data to/from the
AD535 With D0 = 0 of the
Transmitted Data

No VC_FS Active?

Yes

No Secondary Communication
Required?

Yes

Transmit/Receive Serial Voice
Channel Data to/from the
AD535 With D0 = 1 of the
Transmitted Data

No VC_FS Active?

Yes

Read or Write Control
Register of Interest
(Registers 3–6)
IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK.

In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI’s publication of information regarding any third party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated