Interfacing the ADS8361 to the TMS320C6711 DSP

Tom Hendrick

ABSTRACT

This application report presents a method for interfacing the ADS8361 16-bit SAR analog-to-digital converter to the TMS320C6711 DSP using McBSP1. The software developed reads 1024 samples continuously from the ADS8361. In an effort to reduce development time, the source code for this application note can be found on the Texas Instruments web site at http://www.ti.com/lit/zip/SLAA164. Search for document number SBAS230 from the home page and follow the links to this application report.

Contents

1 Introduction ................................................................. 2
2 Hardware ............................................................................. 2
  2.1 TMS320C6711 DSK ...................................................... 2
3 ADS8361EVM ..................................................................... 2
  3.1 Hardware Interface ..................................................... 2
4 Software Interface ........................................................... 3
  4.1 McBSP Setting ............................................................ 3
  4.2 Software Flow ........................................................... 4
5 References ........................................................................... 4

List of Figures

1 Hardware Interface Block Diagram ........................................ 3
2 Software Flow Chart .......................................................... 4
1 Introduction
The ADS8361 is a 2+2 channel, 16-bit upgrade for the ADS7861 (12-bit) 2+2 channel analog-to-digital converters. The converter is able to gluelessly interface to the TMS320C6711 digital signal processor (C6711 DSP). For development of this application note, the TMS320C6711 DSP starter kit (DSK) and ADS8361EVM were used in conjunction with the DAP data acquisition system interface board.

2 Hardware
The combination of the TMS320C6711 DSK and the DAP data acquisition system interface board is a convenient way to experiment with interfacing the TMS320C6711 DSP to the ADS8361. The ADS8361EVM plugs onto the DAP Data Acquisition System Interface Board, which then plugs directly into the C6711 DSK through mating connectors compatible with the TMS320 cross-platform daughtercard interface (SPRA711) connectors found on the DSK platform.

2.1 TMS320C6711 DSK
The TMS320C6711 DSP starter kit (DSK) not only provides an introduction to C6000 DSP platform technology, but also is powerful enough to use for fast development of networking, communications, imaging and other applications like data acquisition. See TI’s website (www.ti.com) for more information on the C6711 DSK.

3 ADS8361EVM
The ADS8361 is a member of the motor control products family of serial ADCs available from Texas Instruments. The EVM provides a platform to demonstrate the functionality of the ADS8361 ADC with various Texas Instruments DSP’s and microcontrollers, while allowing easy access to all analog and digital signals for customized end-user applications. For more information on the EVM, search for document number SLAU094 from the main page of the Texas Instruments website at http://www.ti.com.

3.1 Hardware Interface
The hardware interface is seamless between the C6711 DSK and the ADS8361 EVM. The DAP data acquisition system interface board provides direct access to the C6711 DSP McBSP ports (note: this report uses McBSP1). The hardware connections are shown in Figure 1 via the DAP data acquisition system interface board. The CLOCK, RD(+ CONVST), and SDA pins from the ADS8361 are connected to CLKX1, FSX1, and DRR1 pins of McBSP1 respectively. The chip select (CS) pin is grounded because only one A/D converter is placed on the port. If more than one device is on the bus, then chip select should be controlled by any available GPIO on the C6711 DSK.

Figure 1. Hardware Interface Block Diagram
4 Software Interface

All of the software was written and compiled using Code Composer Studio™ version 2.10. The most involved portion of writing the code for this simple interface is programming the multichannel buffered serial port (McBSP).

4.1 McBSP Setting

The GUI interface of the configuration tool (i.e., CDB file); DSP/BIOS and CSL has made it easier than ever to write programs and set up the multichannel buffered serial port. To see how to set up the McBSP registers, double click on the .cdb file (in the code example provided, choose the ADS8361.CDB) from within the project window. Browse through the CDB tree, and find the McBSP configuration manager under CSL. Right click on mcbspCfg1 and select properties. This is where the McBSP registers are found as tabs, with individual bit field settings found as pulldown options. Once all options have been selected, click OK, then choose Rebuild All from the Project pulldown menu. Register options can be confirmed by opening the file ADS8361cfc_c.c under the Generated Files branch in the project manager window. The GUI–generated code for this application is shown below.

```c
MCBSP_Config mcbspCfg1 = {  
0x01000000, /* Serial Port Control Reg. (SPCR) */  
0x00020040, /* Receiver Control Reg. (RCR) */  
0x00010000, /* Transmitter Control Reg. (XCR) */  
0x20130107, /* Sample-Rate Generator Reg. (SRGR) */  
0x00000000, /* Multichannel Control Reg. (MCR) */  
0x00000000, /* Receiver Channel Enable(RCER) */  
0x00000000, /* Transmitter Channel Enable(XCER) */  
0x00000500 /* Pin Control Reg. (PCR) */
};
```

The McBSP is programmed as a serial port, in nonstop clock mode (or DSP mode). Frame sync and serial clock signals are output pins. The receiver is set for 16-bit transfers with 2-bit delay on data receive. The frame sync (FSX1) is generated by the sample rate generator and is used for both the RD and CONVST signal on the ADS8361 by jumper W2 on the EVM.

In the sample code, the ADS8361 is running at 469ksps, with a serial clock of 9.375MHz. The C6711 DSK clocks the C6711 DSP at 150 MHz. The sample rate generator clock source is half the CPU clock, or 75 MHz. The 9.4 MHz clock on CLKX was achieved by setting CLKGDV bit field in the sample rate generator register to 8. The formula for calculating the serial clock is given below as equation 1.

\[
CLOCK = \frac{\left(\frac{CPU\_CLOCK}{2}\right)}{(CLKDIV + 1)}
\]  

By equation 1, each clock is cycle is approximately 106.6 ns, triggering a frame-sync pulse every 20 serial clock cycles gives a sample rate of 468 kHz. The frame period (FPER) field, in the sample rate generator register, is where the 20-cycle period is set.
4.2 Software Flow

The software presented in this application report reads 1024 samples at 469 kHz continuously. As selected in the configuration tool, all the register and peripheral programming is done during initialization. DSP/BIOS pre-initializes all the McBSP registers and other DSP registers before arriving in the main function. As a result, the main function enables the interrupt service routine and McBSP1—from then on, the DSP/BIOS and McBSP receive ISR do all the work. When a McBSP1 receive-interrupt occurs, McBSP1Rcv_ISR reads the port and stores the data in ad_buffer. When the buffer is full, it resets the index, i, to the beginning and flushes the receive buffer.

![Software Flow Chart]

Figure 2. Software Flow Chart

5 References

1. ADS8361 data sheet (SBAS230)
2. TMS320C6711 data sheet (SPRS088)
3. TMS320C6000 DSP/BIOS User’s Guide (SPRU303)
4. TMS320 Cross-Platform Daughtercard Interface Specification (SPRA711)
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated