How to Synchronize the MSP430FR6047 Clock System Domains With the Ultrasonic Sensing Oscillator

ABSTRACT

The Ultrasonic Sensing (USS) module of the MSP430FR6047 microcontroller (MCU) provides a buffered output of its high-frequency crystal signal (USSXT_BOUT). This signal can be used to drive the Clock System (CS) module through the high-frequency crystal input (HFXIN), as well as external devices. Driving HFXIN this way provides the advantage of synchronizing the timing of other peripherals with the operation of the USS and its submodules, such as the High-Speed Sigma Delta ADC (SDHS). Another benefit is the ability to use a single high-frequency crystal for both the USS and CS, reducing solution cost. The sample code described in this document can be downloaded from www.ti.com/lit/zip/SLAA744.
Contents
1 Glossary ........................................................................................................................................... 3
2 Hardware ........................................................................................................................................ 3
3 Software ........................................................................................................................................ 4
4 Testing .......................................................................................................................................... 6
5 References ................................................................................................................................... 8

List of Figures
1 Block Diagram ............................................................................................................................... 1
2 Target Board Setup ....................................................................................................................... 4
3 Test Setup ...................................................................................................................................... 6
4 Phase at Room Temperature .......................................................................................................... 7
5 Oscilloscope Capture at Room Temperature .................................................................................. 7

List of Tables
1 HFFREQ Settings ......................................................................................................................... 4
2 Test Data ....................................................................................................................................... 7

Trademarks
All trademarks are the property of their respective owners.
1 Glossary

<table>
<thead>
<tr>
<th>Term</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>USSXT</td>
<td>Ultrasonic sensor high-frequency oscillator (crystal or ceramic)</td>
</tr>
<tr>
<td>USSXT_BOUT</td>
<td>Ultrasonic sensor high-speed oscillator buffered output</td>
</tr>
<tr>
<td>SMCLK</td>
<td>Subsystem master clock</td>
</tr>
<tr>
<td>HFXIN</td>
<td>Clock System high-frequency oscillator input</td>
</tr>
<tr>
<td>HFXT</td>
<td>Clock System high-frequency oscillator</td>
</tr>
<tr>
<td>HFXTCLK</td>
<td>Clock System high-frequency oscillator clocking signal</td>
</tr>
<tr>
<td>UNMI</td>
<td>User nonmaskable interrupt</td>
</tr>
<tr>
<td>OFIFG</td>
<td>Oscillator fault interrupt flag (part of UNMI)</td>
</tr>
<tr>
<td>HFXTOFFG</td>
<td>Clock System high-frequency oscillator fault flag</td>
</tr>
<tr>
<td>LFXTOFFG</td>
<td>Clock System low-frequency oscillator fault flag</td>
</tr>
<tr>
<td>MODOSC</td>
<td>Clock System internal low-power module oscillator (5-MHz typical frequency)</td>
</tr>
<tr>
<td>LPM3</td>
<td>Low-power mode 3</td>
</tr>
<tr>
<td>LPM0</td>
<td>Low-power mode 0</td>
</tr>
</tbody>
</table>

2 Hardware

The hardware uses the MSP-TS430PZ100E target board, which includes a socket and 8-MHz USSXT crystal (underside of PCB). The target board is set up by connecting P8.7 USSXT_BOUT to PJ.6 HFXIN (target board pins 95 and 9, respectively). The SMCLK output can be monitored on P7.1 (target board pin 41), and compared to the USSXT output by monitoring P8.7.

**NOTE:** The crystal can be replaced with a 4- to 8-MHz resonator, but the firmware needs to be modified. See Table 1 and Section 3.1.

**NOTE:** The USSXT_BOUT has been observed to be susceptible to glitches during EMI events. Therefore, it is not advised to use it to drive MCLK. To minimize this risk, the following considerations have been outlined in the Applications, Implementation, and Layout section of the MSP430FR6047 data sheet.

- Keep the traces of USSXTIN and USSXTOUT as short as possible. If one trace must be longer than the other, keep USSXTIN shorter, because USSXTIN is more sensitive to EMI.
- If USSXT_BOUT is used, keep coupling to USSXTIN and CH0_IN to a minimum.
- If USSXT_BOUT is feeding other clock or device inputs, apply a small capacitor (10 pF) as the line termination load at end of line. This avoids reflection artifacts on sensitive inputs (for example, HFXTIN).
3 Software

The example firmware initializes the USSXT_BOUT, SMCLK output, and HFXIN pins, and configures P1.0 for an LED blink for visual confirmation that the code is running. The Clock System is configured so that HFXTCLK sources SMCLK with a divider of 1, so that SMCLK is 8 MHz.

The HFXT is configured in bypass mode for use with an external signal. This configuration requires setting the HFFREQ bits in CSCTL4 corresponding to output frequency of the USSXT_BOUT (see Table 1).

Table 1. HFFREQ Settings

<table>
<thead>
<tr>
<th>HFXT Frequency Range</th>
<th>HFFREQ[1:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 to 4 MHz</td>
<td>00</td>
</tr>
<tr>
<td>&gt;4 MHz to 8 MHz (selected for this use case)</td>
<td>01</td>
</tr>
<tr>
<td>&gt;8 MHz to 16 MHz</td>
<td>10</td>
</tr>
<tr>
<td>&gt;16 MHz to 24 MHz</td>
<td>11</td>
</tr>
</tbody>
</table>
3.1 **USSXT Oscillator Enable Steps**

The USSXT oscillator is enabled by the following steps:

1. Configure HSPLLUSSTXLCTL.OSCTYPE bit correctly based on the resonator type (0 for a crystal resonator, or 1 for a ceramic resonator).
2. Write 1 to the HSPLLUSSTXLCTL.USSXTEN bit.
3. Wait for the start-up time. Timer_A4 and its interrupt are setup for a 512-us delay LPM3 delay while the USSXT stabilizes. This delay equates to 4096 cycles, as required for a crystal resonator. If a ceramic resonator is used, a delay of only 512 cycles is required. The required timer cycles can be calculated by Equation 1.

\[
\text{Timer}_F \times SC / \text{ResF}
\]

where:
- \( SC \) = Startup cycles
- \( \text{ResF} \) = Resonator frequency
- \( \text{Timer}_F \) = Timer clock_frequency

4. Read the HSPLLUSSTXLCTL.OSCSTATE bit to check if the USSXT started.
5. The USSXT is running and USSXT_BOUT is enabled.

OPTIONAL: If using the rest of the USS module, after performing the preceding steps, power up the UUPS (Universal USS Power Supply) and checked for lock, as shown in the following code example.

```c
// Start the UUPS/PLL
UUPSCTL |= USSPWRUP; // Power up the UUPS to start the PLL
while((UUPSCTL & UPSTATE_3) != UPSTATE_3); // Wait for UUPS to power up
while(!(HSPLLCTL & PLL_LOCK)); // Wait for PLL to lock

The HFXIN fault flag is cleared and tested; this step is critical! Without doing so, the CS will default any HFXT sourced clock to source from the MODOSC. This will be evident if an approximately 5-MHz signal is observed from the SMCLK output. The following code snippet shows an example of doing this.

// XT1 and XT2 Fault Flag Clear and Test
CSCTL0_H = CSKEY_H; // Unlock CS registers

{  // Clear XT2 fault flag
    CSCTL5 &= ~HFXTOFFG;
    CSCTL5 &= ~LFXTOFFG; // Clear XT2 fault flag
    SPRFG1 &= ~OFIFG;
}
while (SFRIFG1 & OFIFG); // Test oscillator fault flag

CSCTL0_H = 0; // Lock CS registers
```

The oscillator fault interrupt (OFIFG) of the UNMI interrupt vector is enabled. This interrupt occurs any time the HFXTOFFG bit (or LFXTOFFG bit) of the CSCTL5 register is set, allowing for detection of fault conditions. This interrupt is set up to light the LED in P1.0 when the HFXT fault occurs. To cause this fault, either disconnect the wire between Pin 9 and Pin 95, or short the USSXT (on the back of the board, marked Q3).
4 Testing

Figure 3 shows the configuration used for testing.

![Figure 3. Test Setup](image)

Figure 4, Figure 5, and Table 2 show the parameters measured using an Agilent 53220A Universal Counter to monitor the outputs of SMCLK and USSXT_BOUT. Phase difference was measured as the delay between the rising edges of the USSXT_BOUT signal and the SMCLK output, showing the degree of precision synchronization that is achievable. Phase variation was measured as the standard deviation of phase difference over time and converted to percentage of an 8-MHz period as Equation 2.

\[
\text{StdDev}(\phi) / (360 \times 8 \text{ MHz})
\]

NOTE: The phase difference did not vary significantly at steady temperature.

Frequency ratio was measured as the ratio of the absolute frequencies of USSXT_BOUT and SMCLK, which indicates the accuracy of the ability of the SMCLK to follow the USSXT.

NOTE: Phase angle was observed to change over temperature.
How to Synchronize the MSP430FR6047 Clock System Domains With the Ultrasonic Sensing Oscillator

Figure 4. Phase at Room Temperature

Table 2. Test Data

<table>
<thead>
<tr>
<th>Measurement</th>
<th>Ambient Temperature</th>
<th>0°C to 80°C Sweep</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency ratio (USSXT_BOUT/SMCLK)</td>
<td>0.000453 ppm</td>
<td>0.085 ppm</td>
</tr>
<tr>
<td>Phase difference</td>
<td>52.98°</td>
<td>–</td>
</tr>
<tr>
<td>Phase variance (percentage of 8-MHz period)</td>
<td>0.27%</td>
<td>2.03%</td>
</tr>
<tr>
<td>Phase variance from power cycling USSXT</td>
<td>0.62%</td>
<td>–</td>
</tr>
</tbody>
</table>

NOTE: The results in Table 2 are from simple tests and are not ensured or tested in production.
5 References

2. MSP-TS430PZ100E Schematics