An Efficient LDO-less Power Supply Solution for AFE76xx

Russell Hoppenstein

ABSTRACT

This application report provides a more efficient power supply solution to power up the RF-sampling analog front-end AFE76xx from Texas Instruments. The device uses DC-DC converters to replace LDOs on the original EVM, which improves system efficiency without sacrificing performance. The new power solution is described with some filter techniques, to suppress noise caused by DC-DC converters. This report illustrates the performance and improved efficiency of the new solution.

Contents

1 System Overview ........................................................................................................ 2
2 Test Results ................................................................................................................ 4
3 Testing Results .......................................................................................................... 6
4 Conclusion ................................................................................................................... 8

List of Figures

1 Functional Block Diagram of AFE76XX........................................................................ 2
2 Default Power Tree of AFE76xx EVM ........................................................................ 3
3 TSW2086 DC-DC Power Supply Solution Block Diagram ........................................ 5
4 TX Output Spectrum with TSW2086 Power Solution ................................................ 7
5 VDDVCO Power Net Supply Comparison .................................................................. 7
6 VDDCLK Power Net Supply Comparison ................................................................... 8

List of Tables

Trademarks

All trademarks are the property of their respective owners.
1 System Overview

1.1 AFE76xx: Quad-Channel RF Sampling Analog Front End

The AFE76xx is a family of high performance, quad channel, 14-bit, integrated RF sampling analog front ends (AFEs), with 9-GSPS digital-to-analog converters (DACs) and 3-GSPS analog-to-digital converters (ADCs), capable of synthesizing and digitizing wideband signals. The high dynamic range of the device is suitable for 3G/4G signals for wireless base stations. An integrated, low-jitter, phase-locked loop/voltage-controlled oscillator (PLL/VCO) provides the high frequency sampling clock synchronized to a lower frequency reference clock. Figure 1 shows the functional block diagram of the AFE76xx.

![Figure 1. Functional Block Diagram of AFE76XX](image_url)
1.2 Power Supply Solution of AFE76xx

The power rails of the AFE76xx are divided into several blocks according to the subsystem which they supply. To achieve optimal performance, the AFE76xx evaluation module (EVM) uses low dropout voltage regulators (LDOs) to power up almost all the power rails, as shown in Figure 2. In addition, each net generally follows this convention:

- Each power net includes a ferrite bead (FB) to isolate from other power nets.
- Each power net includes a group of bypass caps close to the AFE76xx supply pin.
- Each power net includes a group of bypass caps close to the DC-DC converter.

Figure 2. Default Power Tree of AFE76xx EVM
LDOs have low noise and no switching frequency spurs, which is critical to the performance of an RF sampling system; however, LDOs have lower efficiency due to the internal regulation transistor. The heat dissipation problem caused by low efficiency creates a big challenge to prevent the PCB from overheating.

This application report introduces a more efficient power supply solution to power up the AFE76xx. The device uses DC-DC converters to replace LDOs, which improves power efficiency of the system without sacrificing performance.

1.3 **Key System Specifications**

Power supply degradation manifests in two areas: spurious output and phase noise. The switching spurs in the DC-DC converters can couple onto analog outputs and result in degraded spurious performance. Noisy converters infect the internal oscillator (PLL/VCO) performance and yield degraded phase noise performance. These are the key specifications used to confirm the power solution is properly working.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SPECIFICATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>TX Spurious Output</td>
<td>-80 dBC or better</td>
</tr>
<tr>
<td>TX RMS Jitter</td>
<td>305 fsec</td>
</tr>
</tbody>
</table>

2 **Test Results**

2.1 **Hardware Platform**

The hardware platform for demonstrating the performance with minimum rails uses the TSW4086 combined with the TSW2086 daughter board. The TSW4086 utilizes the AFE768x in a 2T/2R/1F configuration. The TSW2086 is the power supply board that provides the supply rails to the TSW4086. The daughter board mechanics allows future expansion of the power supply solution to power 2 or more TSW4086 analog boards. Figure 5 is a new power supply solution with DC-DC converters used on the TSW2086 reference design. The solution reduced the overall power solution IC count from 9 devices to 5.
2.2 Supply Filtering and Isolation

The individual nets are filtered and isolated using ferrite beads. In particular, the ferrite bead / EMI filter device NFM31PC276B0J3L from Murata is particularly useful as it has a filter notch at around 2 MHz where the switching frequencies reside.

2.3 PLL/VCO Filtering

The power nets for the PLL (Phased Lock Loop) and the VCO (Voltage Controlled Oscillator) are particularly sensitive to noise and spurs. Since the PLL/VCO supplies the clock to the data converters, any degradation seeping into those circuits is directly channeled to the analog outputs. Empirical measurements show that there are two sensitive nets that require additional filtering: VDDCLK (1.0V) and VDDVCO (1.8V).

The VDDVCO (1.8V) does not draw much current. For this net, an RC filter is acceptable. An RC filter with series 1-ohm and shunt 220-uF yields a corner frequency about 720-Hz and minimally drops the voltage by about 20-mV which is well within the compliance range. This filter is sufficient to reject DC-DC noise from infecting phase noise performance of the VCO.
The VDDCLK (1.0V) draws higher current (~500-mA) and thus requires an LC filter. An LC filter with series 6.8-uH inductance with a shunt 680-uF capacitor yields a corner frequency around 2.3-kHz. This filter is sufficient for squelching noise on this net from infecting the VCO. The DC resistance (DCR) of the inductor, Coilcraft 1812PS-682KLB for example, is 0.13-Ω which generates 58-mV voltage drop. This voltage drop almost takes up half of the voltage margin of this power rail so it must be considered carefully.

2.4 Layout Considerations

Spurious performance is dependent on the layout structure. The DC-DC converters are generally switching from 500-kHz to 2-MHz. The switching spurs are generally very large. Switching spurs infiltrate unwanted circuits via conducted path or radiated path. Conducted spurs are mitigated with the aforementioned ferrite bead isolation, supply filtering, and adequate low frequency bypass capacitors. Radiated emissions are more difficult to control.

The primary location for radiated emissions is right at the DC-DC converter itself and the switching inductor. Modules that place the switching inductor on top of the DC-DC converter IC confine the radiated emissions to the surface area of the chip. The emissions radiate perpendicular to the device. In other words, with the IC laying flat on the PC board, the radiated emissions shoot upwards and downwards through the board itself.

Since the switching spurs are large in amplitude and at low frequency, localized shielding or PCB ground planes do little to attenuate the spurs. Indeed, switching spurs penetrate ground planes easily and infect internal, sensitive power traces. As such, it is imperative that the layout keep sensitive routing from running on an internal layer directly underneath the DC-DC converter. Further, no other board with sensitive internal nets should be placed directly above or below. Even physical spacing as much as 1 inch is not sufficient to reduce the spurious coupling. Instead, the DC-DC switchers should be offset from any sensitive area or other boards so that there is nothing directly above or below the converters that will be contaminated by switching spurs.

3 Testing Results

3.1 Spurious Outputs

The spurious output performance comparing the standard EVM to the TSW2086 power supply board is shown in Figure 4. Small switching supply spurs are observed, but are lower than the 80 dBC specification.
3.2 Phase Noise

The phase noise performance is shown for a couple of cases to illustrate the sensitive nets. Figure 5 shows the performance of the standard EVM compared with the TSW2086, unfiltered and with VDDVCO RC filtered. Without the filtering, there is a noise hump around 20 kHz. Introducing the filtering gets the phase noise back to its original form.

![Figure 5. VDDVCO Power Net Supply Comparison](image)

Figure 6 shows the performance of the standard EVM and the TSW2086 with and without VDDCLK LC filtered. Without the filtering, the phase noise degrades with a noise hump peaking around 10 kHz. With the LC filter, the phase noise recovers to the standard EVM’s value.
3.3 Efficiency Comparison

The standard mode with the DAC sampling at 5898.24-MSPS and the ADC sampling at 2949.12-MSPS on the original EVM consumes a total power of 21.3 W. This value includes the power consumed by the AFE76xx, LMK04828, and the power loss of the power supply solution and cooling fan. The total power consumed by the EVM with a DC-DC power solution is only 16.9 W. The DC-DC solution saves 4.3 W of power for the system which significantly improves system efficiency.

![Phase Noise vs Frequency](image)

Figure 6. VDDCLK Power Net Supply Comparison

4 Conclusion

The measured results support the following conclusions:

- With two exceptions, the power supply rails operate with DC-DC converters directly without sacrificing performance.
- VDDAVCO18 and VDDCLK are the most sensitive power nets. With an RC filter and an LC filter added on these two nets, the DAC core and PLL power rails operate with DC-DC converters without sacrificing performance.
- The DC-DC converter solution saves approximately 4 W of total power compared to the LDO solution.
- The DC-DC converter solution reduces the number of power devices from 9 to 5, and reduces the distinct part numbers of the power devices from 4 to 3.
- A similar configuration with the current capability of the DC-DC converters scaled up appropriately is possible to power two, three, or four AFE76xx devices.
IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include, without limitation, TI's standard terms for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated