Programmable, two-stage, high-side current source circuit

Garrett Satterfield

Design Goals

<table>
<thead>
<tr>
<th>Supply Voltage (V_{CC})</th>
<th>DAC Output Voltage</th>
<th>Output Current</th>
<th>Error</th>
<th>Max Load Resistance</th>
<th>Compliance Voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>5V</td>
<td>0V–2V</td>
<td>0–100mA</td>
<td>&lt;1% FSR</td>
<td>45Ω</td>
<td>4.5V</td>
</tr>
</tbody>
</table>

Design Description

The programmable high-side current source supplies an adjustable current to a ground reference load. The first op amp stage sets a reference current based on the DAC output voltage. The second op amp stage acts as a current mirror that gains the reference current and regulates the current sourced from the output PMOS to the load. R_{SET}, R_A, and R_B set the output current based on the DAC voltage. Components C_{COMP}, R_{ISO}, and R_{FB} provide compensation to ensure stability of the circuit. Common end equipment that utilize this circuit include PLC Analog Output Modules, Field Transmitters, Digital Multimeters, Printers, Optical Modules, LED Drivers, and EPOS.

Design Notes

1. Choose a DAC with low offset, gain, and drift errors. RRIO op amps should be used to maintain low compliance voltage and op amps with low offset should be selected.
2. Minimize the current flow through R_A, Q1, and R_{SET} by selecting a large ratio of R_A:R_B to maximize efficiency while also minimizing heating and drift in the first stage.
3. Use high-precision, low-drift resistors for R_{SET}, R_A, and R_B to minimize error caused by resistor mismatch and temperature drift.
4. Minimize the resistance of R_B to maximize compliance voltage.
5. Avoid placing Q2 near thermally sensitive components in layout as the power dissipation causes heating.
Design Steps

1. Set the reference current in the sink stage by selecting $R_{\text{SET}}$ based on $V_{\text{DAC}}$. The reference current should be minimized as it flows directly to ground and reduced efficiency. Set the reference current to 1mA and calculate $R_{\text{SET}}$.

   $$R_{\text{SET}} = \frac{V_{\text{DAC,\,max}}}{I_{\text{SET}}} = \frac{2\,\text{V}}{1\,\text{mA}} = 2\,\text{k}\Omega$$

2. Select the required gain ratio based on the desired output current and $I_{\text{OUT}}/I_{\text{SET}} = 100\,\text{mA}/1\,\text{mA} = 100$, this is the required ratio of $R_A:R_B$.

3. Calculate the maximum value of $R_B$ from the maximum allowable voltage drop to drive the maximum current through the maximum load.

   $$R_B < \frac{V_{\text{CC}} - I_{\text{OUT,\,max}}R_{\text{LOAD,\,max}}}{I_{\text{OUT,\,max}}} = \frac{5\,\text{V} - 0.1\,\text{A} \times 45\,\Omega}{0.1\,\text{A}} = 5\,\Omega$$

4. The voltage $V_A$ is $V_{\text{CC}} - I_{\text{SET}}R_A$ which is equal to the voltage $V_B$ due to the op amp feedback. Select $R_A$ to achieve a voltage drop of <500mV to maintain the desired compliance voltage. A standard resistance of 4.7Ω is chosen.

   $$V_A = V_B$$

   $$R_A = \frac{V_{\text{CC}} - V_A}{I_{\text{SET}}} = \frac{470\,\text{mV}}{1\,\text{mA}} = 470\,\Omega$$

5. Calculate $R_B$ based on $R_A$ and the gain selected in step 2.

   $$R_B = \frac{R_A}{100}$$

6. Verify the power dissipation of Q2. The power dissipation of Q2 based on the load is given by:

   $$P_{\text{Diss, Q2}} = V_{\text{CC}} \times I_{\text{OUT}} - I_{\text{OUT}}^2 \times (R_{\text{LOAD}} + R_B) = 5\,\text{V} \times 0.1\,\text{A} - 0.1\,\text{A}^2 \times (40\,\Omega + 4.7\,\Omega) = 0.053\,\text{W}$$

   The maximum power dissipation of Q2 occurs when the load resistance is zero:

   $$P_{\text{Diss, Q2,\,max}} = V_{\text{CC}} \times I_{\text{OUT}} - I_{\text{OUT}}^2 \times R_B = 5\,\text{V} \times 0.1\,\text{A} - 0.1\,\text{A}^2 \times 4.7 = 0.453\,\text{W}$$

   Ensure Q2 is rated for this power dissipation.
DC Transfer Characteristics

Small-Signal Step Response
Compliance Voltage

High Voltage Supply Modification

This circuit design example uses a low voltage supply for $V_{CC}$. Some applications, such as 4–20mA current loops, require a high voltage supply to drive large resistive loads. To modify this current source for higher voltage supply, choose a high voltage, rail-to-rail input/output amplifier such as OPA192.
Devices

<table>
<thead>
<tr>
<th>Device</th>
<th>Key Features</th>
<th>Link</th>
<th>Other Possible Devices</th>
</tr>
</thead>
<tbody>
<tr>
<td>DACs</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Amplifiers</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Design References

See *Analog Engineer's Circuit Cookbooks* for TI's comprehensive circuit library.

Links to Key Files

TI Designs TIPD102, *High-Side V-I Converter, 0-2V to 0-100mA, 1% Full Scale Error Reference Design*


TI Designs TIDA-01525, *8-channel, 16-bit, 200mA current output DAC reference design*


For direct support from TI Engineers use the E2E community:

e2e.ti.com

Other Links:

Precision DAC Learning Center

[www.ti.com/pdac](http://www.ti.com/pdac)
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated