0.65 mm Pitch Flip Chip Ball Grid Array Package
Reference Guide

This document provides board mount application guidelines for Pb-free flip chip BGA packages with a 0.65 millimeter pitch, including device handling and management, PCB design guidelines, PCB assembly parameters, rework processes and troubleshooting.

Contents

1 Introduction ......................................................................................................................................... 3
  1.1 0.65mm BGA Pitch Application Note Scope ................................................................................ 3
  1.2 Example of a Mechanical Drawing for a 0.65mm BGA Pitch Package ........................................ 4
2 PCB Design Considerations .............................................................................................................. 4
  2.1 Land Diameters and Solder Mask Opening Diameters .................................................................. 4
  2.2 PCB Routing .................................................................................................................................. 6
  2.3 Keep Out Zones .............................................................................................................................. 9
3 Solder Paste and Stencil Printing ..................................................................................................... 10
  3.1 Solder Paste Selection .................................................................................................................. 10
  3.2 Stencil Design ............................................................................................................................... 10
  3.3 Stencil Print Registration ................................................................................................................ 10
  3.4 Solder Paste Print Quality ............................................................................................................ 11
4 Pick and Place Process ..................................................................................................................... 11
  4.1 Packaging ...................................................................................................................................... 11
  4.2 Electrostatic Discharge Sensitive Devices (ESDS) .................................................................... 11
  4.3 Component Weight ....................................................................................................................... 12
  4.4 Nozzle Selection ........................................................................................................................... 12
  4.5 Vision and Alignment .................................................................................................................... 12
  4.6 Ball Presence .................................................................................................................................. 12
  4.7 Placement Force ............................................................................................................................ 12
  4.8 Placement Accuracy and Self-Centering ....................................................................................... 12
  4.9 Orientation Indicator ...................................................................................................................... 14
5 Reflow ................................................................................................................................................ 15
  5.1 Instrumentation ............................................................................................................................. 15
  5.2 Thermocouple Attachment .......................................................................................................... 15
  5.3 Reflow Profile Considerations ...................................................................................................... 15
  5.4 Reflow Environment ...................................................................................................................... 16
  5.5 Double-Sided Reflow .................................................................................................................... 16
  5.6 Alternative Alloys .......................................................................................................................... 16
6 Defluxing (Cleaning) ......................................................................................................................... 16
  6.1 Water Celanability ........................................................................................................................ 16
  6.2 Cleaning Agents ............................................................................................................................ 16
  6.3 Cleanliness Testing ........................................................................................................................ 17
  6.4 Process Validation .......................................................................................................................... 17
7 Inspection .......................................................................................................................................... 17
  7.1 Sampling Frequency ....................................................................................................................... 17
  7.2 Automatic X-Ray Inspection (AXI) ............................................................................................. 18
  7.3 Visual Inspection ........................................................................................................................... 18
  7.4 Transmission 2-dimensional X-ray .............................................................................................. 18
8 Rework .............................................................................................................................................. 19
List of Figures

1 Typical Flip Chip BGA Package (Cross-Sectional View) ................................................................. 3
2 Example of a Flip Chip BGA Package Footprint – Mechanical Drawing ........................................ 4
3 NSMD and SMD Pads – Top View ................................................................................................ 5
4 NSMD and SMD Pads – Cross-Sectional View .............................................................................. 5
5 Example of a Via Channel™ BGA Array ........................................................................................ 7
6 Top Layer PCB Routing of First Quadrant of BGA array Using Via-Channel Array Concepts ........ 8
7 Second Layer PCB Routing of First Quadrant of BGA array Using Via-Channel Array Concepts .... 8
8 Preferred Solder Paste Alignment .................................................................................................. 10
9 Acceptable Solder Paste Alignment .............................................................................................. 10
10 Unacceptable Solder Paste Alignment .......................................................................................... 10
11 Example of X-Ray Image of Intentional Component Placement Offset ....................................... 13
12 Example of X-Ray of Component Centered after Reflow Process ............................................. 14
13 Example of Orientation Indicators ............................................................................................... 15
14 Sample Reflow Profile .................................................................................................................. 16
15 Example of Key Area to Test for Complete Flux Residue Removal ........................................... 17
16 Example of Soldering Defect (Head-In-Pillow) on Perimeter Verified Visually ............................ 18
17 Example of Defect Verified with 2-D X-Ray ............................................................................... 19
18 Rework Profile Considerations ..................................................................................................... 20
19 Example of PCB Inspection after Device Removal ...................................................................... 21
20 Example of Automated Vacuum Removal of Excess Solder from Pads ..................................... 22
21 Example of Cleaned PCB Pads Ready to Accept Fresh Solder Paste ......................................... 22
22 Example of Fixture for Printing Paste on BGA Balls .................................................................. 23
23 Example of Solder Paste Printed on BGA Balls ......................................................................... 24
24 Example of Solder Paste Volume Variation on BGA Balls .......................................................... 24

List of Tables

1 Recommended PCB Land Pattern Design Guidelines ...................................................................... 6
2 PCB features for both Standard and Via Channel BGA Arrays ...................................................... 9
3 Troubleshooting Guide .................................................................................................................. 24
1 Introduction

The term flip chip describes the method of electrically connecting the die to the package substrate. Flip chip microelectronic assembly is the direct electrical connection of face-down (or flipped) integrated circuit (IC) chips onto substrates, circuit boards or carriers using conductive bumps on the chip bond pads. In contrast to wire-bonding technology, flip chip technology uses a conductive bump directly on the die surface to make the interconnection between the die and carrier. The bumped die is flipped and placed face down so that the bumps connect directly to the carrier.

Figure 1 shows a cross-section of a typical flip chip BGA package.

![Figure 1. Typical Flip Chip BGA Package (Cross-Sectional View)](image)

The advantages of flip chip interconnect include reduced signal inductance, power/ground inductance, and package footprint, along with higher signal density and die shrink.

Proper package handling and management is critical for successful operation in the field.

1.1 0.65mm BGA Pitch Application Note Scope

1.1.1 Generic Product Description

- 0.65mm pitch BGA
- Organic material based substrate
- Typically between 17mm and 25mm in body size, but not limited to
- Thermally enhanced with a metal, heat-dissipative lid
- ROHS and Lead-free compliant

The information and data contained within the bulletin are based on extensive laboratory testing, industry-recognized best practices and the following package characteristics:

- BGA pitch: 0.65mm
- Mass: 2.2 to 7.5g, depending on body size
- Ball diameter: 0.4mm
- Co-planarity: 0.2mm maximum
1.2 Example of a Mechanical Drawing for a 0.65mm BGA Pitch Package

Figure 2. Example of a Flip Chip BGA Package Footprint – Mechanical Drawing

2 PCB Design Considerations

2.1 Land Diameters and Solder Mask Opening Diameters

The primary board design considerations include metal-pad sizes and associated solder-mask openings. PCB pads/land patterns, which are used for surface mount assembly, can be:

- Non-solder mask defined (NSMD) — The metal pad on the PCB (to which a package BGA solder ball is attached) is smaller than the solder mask opening.
- Solder mask defined (SMD) — The solder mask opening is smaller than the metal pad.

Figure 3 and Figure 4 illustrate the metal-pad and associated solder-mask openings.
2.1.1 Non-Solder-Mask-Defined (NSMD) Land

With NSMD-configured pads, there is a gap between the solder mask and the circular contact pad (refer to Figure 3). With this configuration, the solder flows over the top surface and the sides of the contact pad.

NSMD lands have these advantages:

• The additional NSMD soldering area results in a stronger mechanical bond
• NSMD pads are smaller than SMD pads, allowing more room for escape trace routing

A disadvantage of the NSMD land is that surrounding traces can be exposed when trace routing is dense, providing potential for short circuits during ball attach and reflow.

2.1.2 Solder-Mask-Defined (SMD) Land

With the SMD land, the copper pad is larger than the desired land area; the opening size is defined by the opening in the solder mask material.

SMD lands have these advantages:

• More closely controlled size as a result of photo-imaging the stencils for masks
• Better copper adhesion to the laminate

The chief disadvantage of this method is that the larger copper pad can make routing more difficult. NSMD lands are recommended for PCBs.

Table 1 shows optimum solder mask opening land pad diameters for the package and the PCB for a flip chip BGA with 0.65mm pitch. Note that solder mask on NSMD lands is considered a PCB fabrication process defect.
2.2 PCB Routing

The method used to route a PCB for a 0.65mm BGA pitch package depends in general on the type of BGA array.

For embedded processors, TI makes uses two types of BGA arrays:

- **Standard BGA arrays.** These are characterized by the standard footprint which is usually either a full array (fully populated), or an array with a "moat" (a square of depopulated balls in the array separating the inner array, which typically carries power and ground from the outer array, which carries signals).

- **Via Channel™BGA arrays.** These are BGA arrays that have sections of depopulated balls, and when viewed from a distance look like an explosion, or snowflake pattern. Via Channel™ arrays are specifically designed to reduce PCB cost by allowing large PCB feature sizes and reduced PCB layers. The part data sheet will indicate if a BGA has a Via Channel™ array design, and the product’s application notes will provide a PCB layout using the Via Channel™ approach.

2.2.1 Routing of 0.65mm pitch Standard BGA Arrays

Routing of PCB for parts with 0.65mm pitch depends on the configuration of the BGA array, the number of signals being routed and the size of the land pad. Typical escape routing strategies include the following:

*First two outside rows:* the first two outside rows of balls are usually routed easily on the top layer of the PCB. The first row has traces going straight out from the BGA footprint, and the second row is easily routed in between the balls of the first row. The 0.65mm pitch will allow standard and economical 0.1mm (4 mil) trace size with 0.1mm (4mil) clearance between features (NSMD design only).

*Third row:* the third row usually cannot get out past the congestion of the first two rows on the top layer, and requires a via to get to the second routing layer. On a full ball or standard BGA array, the via needs to be placed in between four balls, next to the balls on the third row. Due to the restricted placement area, typical PCB manufacturing practices that require an 18 mil diameter annular ring/10 mil hole (18/10) cannot be used because it is not possible to fit an 18 mil diameter via in between the four balls at 0.65mm pitch.

Given the routing constraints of 0.65mm pitch standard BGA components, there are two main paths for routing PCB boards, and they can be differentiated by cost.

The more economical routing solution for 0.65mm pitch standard BGA, which typically adds about 20%-25% to the PCB cost relative to 0.8mm pitch, uses 16 mil diameter vias with 8 mil diameter finished hole size (16/8) and 4 mil trace/space rules.

The 16/8 vias sizes offer the lowest cost solution, but are only practical if:

- The PCB manufacturer has proven capability in creating 16 mil diameter vias in production quantities, a trend that is emerging at the time of publication
- The design does not use all the BGA balls. When using 16 mil vias, the layout will only permit 4 mil traces between every other via; therefore, creative routing strategies are required. Sometimes routing out with 16/8 vias is possible; sometimes it is not, depending on the device and the design.

The costlier, but often more realistic solution typically applied to 0.65mm pitch, usually at 2X the PCB cost of 0.8mm pitch, involves use of 12-14 mil diameter High Density Interconnect (HDI) micro vias with 6-7 mil holes and 3-4 mil trace/space rules.

- This design approach is more common and often used when space is at a premium.
• If other components dictate HDI interconnects regardless of the BGA layout, then there is no added cost (because micro vias are already in use) and PCB size is greatly reduced

2.2.2 Routing of 0.65mm pitch Via Channel™ BGA Arrays

Via Channel™ technology is a way of depopulating balls on the BGA chip package in a configuration that makes it possible to have the vias concentrated in channels.

Via Channels™ offer two important advantages:
• The vias' annular rings can be larger if it were placed between the balls, because all the vias are placed in special areas called via channels. The ability to use 20/10 vias greatly reduces PCB cost. Smaller vias can also be used, but are not required.
• The vias are grouped in a radial pattern, rather than a series of concentric rings around the middle of the chip that are typical of standard BGA array PCB routing. The traces are more easily routed out of the inner parts of the chip because they are not restricted to the narrow paths in between many rows of through-hole vias. The increased routing efficiency enables PCB layer reduction.

An example of a Via Channel™ BGA array is shown in Figure 5, where the array has been divided into four quadrants. Figure 6 and Figure 7 illustrate what the PCB board routing for the first quadrant of the BGA array in Figure 5 will look like when implementing Via Channel array concepts.

![Figure 5. Example of a Via Channel™ BGA Array](image-url)
PCB Feature Sizes

It is fairly easy to estimate PCB feature sizes for standard BGA arrays. However, care should be taken to ensure a line of the specified width can be used in between vias of the specified width. Just because a 16 mil via can be used on a 0.65mm pitch part does not mean it is possible to route a 4 mil trace in between the vias.
If the part used has a Via Channel™ BGA array, it has been specifically designed to reduce PCB costs. The PCB feature sizes are now independent of the ball pitch since the vias no longer have to be placed in between four balls. Via Channel™ also routes more signals out on lower layers. Whereas standard array trace density on lower PCB layers is limited by via interference, Via Channel™ designs do not impose this restriction, so more traces can be routed on lower layers, thereby reducing the number of PCB layers required. Most Via Channel™ designs are designed for a four layer PCB.

Table 2 shows PCB feature sizes for both standard and Via-channel BGA arrays with 0.65mm pitch.

<table>
<thead>
<tr>
<th>BGA Array Type</th>
<th>Via Diameter</th>
<th>Via Hole Size</th>
<th>Trace Size</th>
<th>Clearance</th>
<th>Micro Vias?</th>
</tr>
</thead>
<tbody>
<tr>
<td>Standard</td>
<td>16 mil</td>
<td>8 mil</td>
<td>4 mil</td>
<td>4 mil</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>12 mil</td>
<td>6 mil</td>
<td>4 mil</td>
<td>4 mil</td>
<td>Yes</td>
</tr>
<tr>
<td>Via-Channel</td>
<td>20 mil</td>
<td>12-10 mil</td>
<td>4 mil</td>
<td>4 mil</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>18 mil</td>
<td>10-8 mil</td>
<td>4 mil</td>
<td>4 mil</td>
<td>No</td>
</tr>
</tbody>
</table>

(1) 16/8 vias are possible for best case scenarios. 16 mil diameter/8 mil hole vias are only possible if done in a creative way that puts traces only in between every other via. 16/8 vias, when placed between the balls, will move enough to allow one 4 mil trace per pair, but not one 4 mil trace per via. Therefore, 16/8 mil vias should be possible in some applications but not all. For a full BGA array, it is not possible to use them. Also, 16/8 vias are not widely available on production scales at the time of publishing.

2.2.4 PCB Layer Counts

2.2.4.1 PCB Layer Count for Standard BGA Arrays

The layers required to route a particular design can be easily estimated given the number and locations of signals. Assuming the PCB feature sizes in Table 2, the PCB would be routed as follows:

- The first 2 rows will route on the top layer. The second 2 rows will route on the second layer. An additional PCB layer will be required for every row in past the first 2.
- Therefore, if "Rows_in" = the maximum number of rows in (from the outside of the BGA array) the center most signal is located, then:
  - 2 Rows_in = 1 PCB signal layer
  - 3 Rows_in = 2 PCB signal layers
  - 4 Rows_in = 3 PCB signal layers
  - 5 Rows_in = 4 PCB signal layers
  - 6 Rows_in = 5 PCB signal layers
  - 7 Rows_in = 6 PCB signal layers

For example, if a signal called I2C_CLK were required in the design, and it was located five rows in from the outside (counting all rows), then it would require 3 PCB signal layers, plus at least 2 PCB layers for power and ground, adding to 5 layers total. Because PCBs are manufactured with layer symmetry about the centerline, a 6 layer PCB would be specified.

2.2.4.2 PCB Layer Count for Via Channel™ BGA arrays

Depending on the power requirements and the power signal routing, an additional power layer may be required, but can be avoided with strategic design practices. Routing strategies are reviewed in Section 2.2.2.

2.3 Keep Out Zones

A minimum 3.8mm (0.150") clearance should be maintained around the perimeter of the component.

If the edges of the boards are to be used for conveyer transfer, a cleared zone of at least 3.17 mm (0.125") should be allowed. Normally, the longest edges of the board are used for this purpose, and the actual width of the keep out area depends on equipment capability. Although no component lands or fiducials can be present in this area, breakaway tabs may be located in it.
3 Solder Paste and Stencil Printing

3.1 Solder Paste Selection

The BGA is compatible with a broad range of commercially available Type 3 (mesh size –325/+500, particle size 25-45µm) and Type 4 (mesh size –400/+625, particle size 20-38µm) solder pastes.

The component has been assembly tested with both no-clean and water-washable lead-free solder paste products. Due to the I/O density and low package standoff, no clean solder processes are recommended. If water-washable assembly materials are used, cleaning process information is presented in Section 6.

3.2 Stencil Design

The optimum stencil design is 0.35mm (0.014”) circular apertures on 125µm (0.005”) foils. These dimensions produce a pad-to-wall Area Ratio of 0.70, and should consistently supply approximately 0.013 mm3 (770 mils3) of solder paste for each deposit. Smaller apertures or thicker foils may change the Area Ratio, the paste deposit volumes, and the repeatability of the print process.

The 0.35mm (0.014”) square apertures, as well as 0.30mm (0.012”) and 0.40mm (0.016”) diameter circular apertures have been tested and provided acceptable results. However, square apertures may introduce variation to the paste deposits’ print definition and volume repeatability. Additionally, smaller circular apertures may increase the risk of open joints or head-in-pillow defects, and larger circular apertures increase the risk of solder bridges and solder balls.

Stencil thicknesses other than 0.005” have not been tested. If PCB design mandates other foil thicknesses, the aperture sizes should be adjusted appropriately to maintain a area ratio of 0.66”.

3.3 Stencil Print Registration

Figure 8. Preferred Solder Paste Alignment

Figure 9. Acceptable Solder Paste Alignment
Ideally, paste prints should be centered on the PCB pad, as seen in Figure 8. Mis-registration of up to 50μm (0.002") in X and/or Y directions is acceptable, as shown in Figure 9. Print offsets greater than 50μm (0.002"), as shown in Figure 10, are not acceptable and the print should be rejected.

To simulate a worst-case paste alignment condition, prints were intentionally offset by 100μm (0.004") in both X and Y directions. During the laboratory testing, the offset prints produced satisfactory results, with no solder defects formed. It should be noted that the tested offsets were extreme conditions and, while they can occur in production environments, are generally considered outside of the typical process window for most SMT assemblies of this complexity level.

3.4 Solder Paste Print Quality

Poor quality solder paste prints are the primary source of PCB assembly defects that require rework. The BGA rework process is highly dependent on operator skill level and presents a risk of permanent damage to the PCB. Therefore, care should be taken to optimize and monitor the stencil printing process to insure the best possible solder paste print quality.

4 Pick and Place Process

4.1 Packaging

Components are shipped in standard JEDEC trays. The trays are sealed in moisture barrier bags with desiccants and humidity indicator cards.

4.1.1 Moisture Sensitivity and Pre-bake

The devices' Moisture Sensitivity Level (MSL) is Level 4.

If components are removed from their protective storage environment and exposed to ambient environment (≤30°C/60%RH) for more than 72 hours, bake for a minimum of 48 hours at 125°C (260°F), or in accordance with guidelines contained within IPC/JEDEC J-STD-033B (available on-line at www.jedec.org) to prevent package damage from the outgassing of absorbed moisture.

4.2 Electrostatic Discharge Sensitive Devices (ESDS)

All electronic components can be damaged by electrostatic discharge (ESD) throughout their life cycle. Static charge is produced whenever there is movement. ESD controls help to reduce charge generation, limit potential differences between objects (grounding), neutralize charges (ionizers), and remove field effects.
Devices assembled in flip chip BGA packages should be considered ESD-sensitive. Care in handling should be used when processing FCBGA packages.

4.3 Component Weight

The mass of the component is approximately 2.2 to 7.5g, depending on the body size.

4.4 Nozzle Selection

Nozzles should have a vacuum area sufficient to prevent the device from slipping or spinning during rotation. In applications testing, a 0.34” diameter nozzle provided enough suction to maintain stability during movement in the placement system.

4.5 Vision and Alignment

It is preferred that placement machine vision systems capture the entire perimeter arrays for best alignment results. It is acceptable to use only corner balls for alignment, but the centering process may not be as accurate as when the full perimeter is used.

4.6 Ball Presence

All components are checked for 100% ball presence as part of TI’s extensive quality assurance procedure. However, balls can occasionally get removed, generally due to improper handling in transit from the BGA packaging facility to the assembler’s production line. It is suggested that a ball presence check be performed by the placement machine vision system. If the vision system is not capable of checking all balls, it should be programmed to check as many as possible.

4.7 Placement Force

Placement force of 150 grams has been used in laboratory testing and has proven to be a satisfactory placement force, retaining the component during conveyance between machines on a typical SMT line. Lower placement forces may not properly retain the component; higher placement forces may deform the solder paste deposits. Either deviation may cause soldering defects.

4.8 Placement Accuracy and Self-Centering

Fine Pitch placement machines should typically place components within 25μm (0.001”) of the programmed location.

To simulate a worst-case scenario, placement was tested with 100μm (0.004”) offsets in both X and Y directions concurrently. In this test, components all self-centered, no soldering defects were formed, and no solder balls were observed under X-ray inspection. Results are shown in Figure 11 and Figure 12.
Figure 11. Example of X-Ray Image of Intentional Component Placement Offset
4.9 **Orientation Indicator**

Three orientation indicators are present on the package at corner A1:

1. a white dot on the BGA substrate
2. a chamfered corner on the lid,
3. a dot on the lid

They are shown in Figure 13.
5 Reflow

5.1 Instrumentation

The reflow process should be thermally profiled using thermocouples and a digital data logger.

5.2 Thermocouple Attachment

Each of three key areas on the device should have at least one thermocouple attached: balls on the inner array, balls on the perimeter/outside corner, and the package body.

5.3 Reflow Profile Considerations

The solder paste manufacturer’s guidelines for reflow parameters should be applied when profiling PCBs. The components have soldered satisfactorily in tests with peak temperatures ranging from 230°C to 240°C, and TAL’s from 45 to 150 seconds.

The component’s body temperature should not exceed 260°C at any time during the reflow process.

The component’s body temperature should not exceed 255°C for more than 30 seconds.

An example of a typical soak profile is shown in Figure 14. It is a soak-style profile; straight ramp-style profiles such as the one seen in Figure 18 (rework section) are also acceptable.
5.4 Reflow Environment
Assemblies were tested in both air and nitrogen environments, and demonstrated good soldering in both. The nitrogen environments that were used contained between 1000 ppm and 2000 ppm O\textsubscript{2}.

5.5 Double-Sided Reflow
Assemblies were tested on a second reflow pass with the assembly inverted. X-ray inspection showed no open or head-in-pillow defects after the second pass, indicating double-sided reflow compatibility.

5.6 Alternative Alloys
All test assemblies were soldered with SAC305 (Sn3.0Ag0.5Cu) alloy. No alternative alloys have been tested.

6 Defluxing (Cleaning)

6.1 Water Celanability
Test assemblies were soldered with water-washable solder paste and cleaned in an in-line, deionized water-only process. The washed board was tested with an ionograph, and no contamination was detected.

6.2 Cleaning Agents
Depending on cleaner equipment and process configuration, saponifers may be added to the wash process to ensure cleanliness underneath the component.
6.3 Cleanliness Testing

Overall assembly cleanliness may be assessed with an ionograph; however, this test method averages the detected contamination over the entire surface area of the PCB and is not a direct indicator of complete flux residue removal from underneath the component. Ion chromatography of the PCB area under the component is the best way to validate cleanliness during assembly process development. The innermost area of the device should be tested, as shown in Figure 15.

Figure 15. Example of Key Area to Test for Complete Flux Residue Removal

6.4 Process Validation

Prior to production, the adequacy of the cleaning process should be verified via ion chromatography.

In general, aqueous cleaning processes should be regularly monitored to assure that they are performing as expected. Incomplete removal of water-washable flux residues can cause electromigration, dendritic growth, and ultimate failure of the circuit assemblies while in service.

7 Inspection

7.1 Sampling Frequency

It is suggested that 100% of the assemblies be inspected with X-Ray imaging as part of their production process.
7.2 **Automatic X-Ray Inspection (AXI)**

The 3-dimensional AXI is the best available method for BGA solder defect detection in production environments. Due to the possibility of false calls, however, defects should be verified visually or with 2-D X-ray analysis before any rework is performed.

7.3 **Visual Inspection**

Visual inspection, using mirrors, prisms, or microscopes fitted with fiber optic cameras can be used to verify defects if they are detected in the outermost row/column of outer perimeter array balls, as seen in Figure 16.

![Image of soldering defect](image1.png)

**Figure 16. Example of Soldering Defect (Head-In-Pillow) on Perimeter Verified Visually**

7.4 **Transmission 2-dimensional X-ray**

Transmission X-ray inspection, especially at orthogonal angles, can be used to

1. identify defects if 3-dimensional X-ray is not available
2. verify defects identified by 3-dimensional X-ray inspection

*Figure 17 shows a head in pillow defect located using 2-dimensional X-ray.*
8 Rework

8.1 Necessity and Prevention

If soldering defects are identified during inspection, they must be carefully reworked using the best available practices. Proper rework equipment and highly skilled operators are required to perform these operations. Additionally, SMT processes should be optimized to prevent soldering defects, because each step of the rework process presents risk of irreparable damage to the PCB.

8.2 Pre-bake

Prior to rework, the assembly should be baked for 24 hours at 105°C to remove any absorbed moisture into the PCB or components. If heat-sensitive components are on the PCB, they should be removed before the pre-bake step of the process.

8.3 Thermal Profiles

Each unique PCB design must be profiled in the rework station on which it will be processed. PCB thermal densities vary from one design to another, and rework equipment thermal transfer efficiencies vary from one machine to another.
8.4 Rework Profile Considerations

Thermal profile considerations are similar to those for the mass reflow of the PCB:

Preheat should be applied from both sides of the PCB.

Some rework stations offer optional body cooling. If the machine is equipped with this option, it should be used. If it is not equipped, care should be taken to insure the package body temperature does not exceed 260°C, and does not exceed 255°C for more than 30 seconds.

If small discrete components are located close enough to the edges of the package to get reflowed during the thermal process, they may be temporarily removed and resoldered after the rework is completed, or they can be covered with polyimide tape to maintain their position during the BGA removal and replacement process.

Figure 18 shows a typical rework profile.

![Rework Profile Considerations](image)

8.5 Device Removal and Inspection

A standard square nozzle matched to the package size is recommended for device removal and replacement. Air or nitrogen may be used as a gas medium. Once all the solder joints have reached liquidus temperatures, the device should be lifted directly off the board with the rework machine’s vacuum head. The component should be scrapped and replaced with a new device. Removing and re-using the component can impact its reliability.

The PCB should also be inspected to insure no solder mask or pads have been lifted in the process, as seen in Figure 19. If pads are lifted, the PCB should be scrapped, as some of the pads contain microvias. If solder mask has been lifted, it may be repaired using standard mask repair supplies and techniques.
8.6 Site Redressing

Excess solder that remains on the PCB pads should only be removed by automated vacuum scavenging, preferably with automatic height control, as shown in Figure 20.

Figure 19. Example of PCB Inspection after Device Removal
After scavenging, some solder should remain on the pads, as shown in Figure 21.

The pitch and population density 0.65mm devices preclude manual vacuum scavenging or solder wicking with braid. Both manual processes are likely to lift pads and/or damage solder mask, and therefore are not recommended.
8.7 **Solder Replenishment**

The rework process must include solder replenishment. Repair processes that use flux only are not recommended, as they are more likely to result in soldering or positional defects. Two methods of solder replenishment are available: depositing paste on the circuit board, and depositing paste on the balls.

8.7.1 **Preferred Method: Paste on PCB**

If proper clearance is available around the perimeter of the device to accommodate a small metal or polyimide stencil, this method should be used, as it is more robust than printing solder paste directly onto the device’s balls.

Rework stencils for depositing solder paste onto the PCB should use the same recommended design as the SMT stencils: 0.35mm (0.014”) circular apertures on 125μm (0.005”) foils.

8.7.2 **Acceptable Method: Paste on Balls**

The application of solder paste directly onto the solder balls is acceptable if a small stencil cannot be fit onto the PCB, but it is not as robust as printing onto the PCB itself. It supplies less solder paste volume and is less predictable, thereby offering more opportunities for open, insufficient, or head-in-pillow solder defects.

If paste is printed on the balls, a small fixture to hold the stencil and device, like the one shown in Figure 22, should be installed on the rework station.

![Figure 22. Example of Fixture for Printing Paste on BGA Balls](image)

Tests conducted using the paste on ball method with 0.23x0.30mm (0.009x0.012”) rectangular apertures produced acceptable solder joints, but, the solder paste deposits have lower volumes and are less consistent than when they are printed on the PCB pads.
Figure 23 and Figure 24 show the same photo of typical paste-on-ball solder paste prints. The paste deposits have been outlined in red to illustrate the variation in deposit consistency that is characteristic of the paste-on-ball printing process.

8.8 Device Replacement
The component should be aligned with the pads using the optics on the rework station. Placement force should be minimal.

8.9 Reflow Soldering
The same customized reflow profile that was used to remove the device should be used to replace it. Nitrogen, if available, can be used to resolder the component; tests in air produced satisfactory results.

8.10 Inspection
Solder joints should undergo 100% X-Ray inspection to insure rework was successful.

9 Troubleshooting Guide
The troubleshooting guide shown as Table 3 lists some common assembly defects and typical causes for each. It is possible that other factors may cause these defects – if none of the recommended solutions resolves the defect, more extensive failure analysis may be required to determine the root cause.

<table>
<thead>
<tr>
<th>Defect</th>
<th>Recommended Solutions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Head on Pillow</td>
<td>- Check Solder Paste Volumes to ensure that there are no insufficient prints</td>
</tr>
<tr>
<td></td>
<td>- Check the temperature gradient across the BGA. It should be 10°C or less, with lower temperature gradients preferred</td>
</tr>
<tr>
<td></td>
<td>- Check with the solder paste manufacturer to ensure that the solder paste is designed to minimize head in pillow defects</td>
</tr>
<tr>
<td></td>
<td>- Check that the reflow profile meets the paste manufacturer’s guidelines. Generally, the time to peak temperature should be less than 6 minutes and the soak should be less than 2 minutes, but these guidelines may vary by paste. Incorrect profiling may exhaust the flux, or may insufficiently activate it.</td>
</tr>
<tr>
<td></td>
<td>- Use nitrogen as a reflow environment. Ensure that the oxygen levels are within specification when using nitrogen</td>
</tr>
<tr>
<td></td>
<td>- Check the lot number, date code and storage conditions for the component</td>
</tr>
<tr>
<td></td>
<td>- Ensure that the maximum recommended bakeout time has not been exceeded.</td>
</tr>
</tbody>
</table>
### Table 3. Troubleshooting Guide (continued)

<table>
<thead>
<tr>
<th>Defect</th>
<th>Recommended Solutions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Solder Shorts or Bridges</td>
<td>- Check solder paste prints for excessive volume or mis-registration</td>
</tr>
<tr>
<td></td>
<td>- Check that the stencil underwiping frequency is adequate and the wiping process is effective</td>
</tr>
<tr>
<td></td>
<td>- Verify placement accuracy and ensure that placement pressure is not excessive</td>
</tr>
<tr>
<td></td>
<td>- Ensure that the printed circuit assemblies do not experience sudden acceleration or deceleration prior to reflow</td>
</tr>
<tr>
<td>Opens or Insufficients</td>
<td>- Check Stencil for apertures clogged with solder paste</td>
</tr>
<tr>
<td></td>
<td>- Verify that the stencil apertures and the PCB pads are within the designed specification.</td>
</tr>
<tr>
<td></td>
<td>- Check the temperature gradient across the BGA and ensure that it is 10°C or less, with lower temperature gradients preferred</td>
</tr>
<tr>
<td>Voids</td>
<td>- Check to ensure that the reflow profile matches the paste supplier’s recommendations</td>
</tr>
<tr>
<td></td>
<td>- Ensure that microvias are filled. If microvia filling does not meet specification, contact the PCB manufacturer.</td>
</tr>
<tr>
<td></td>
<td>- If planar microvoids near the printed circuit board are detected, contact the PCB manufacturer, as these may be signs of a surface finish defect</td>
</tr>
</tbody>
</table>

### 10 Summary

Designing highly reliable systems using flip chip BGA packages is possible with a good understanding of the manufacturing process and the impact of each design element on PCB performance.

When designing with Via Channel Array™ technology, escape routing can be accomplished with a 4-layer PCB design and standard 20/10 PTH vias. High Density Interconnect PCB technology is not necessary. By depopulating balls from a full array in strategic locations, the Via Channel™ approach allocates space within the component footprint to allow complete signal routing with standard size traces and vias. This option greatly reduces PCB fabrication costs when compared with typical 0.65mm BGA packages.

For reliability, careful attention should be provided for the physical characteristics of the copper lands on the PCB. Matching the land diameter on the PCB to that on the BGA package ensures a robust solder connection.

In addition to properly designing the PCB, the following assembly considerations are necessary:
- Understand the reflow process which best fits your PCB system mounting requirements.
- Follow the provided reflow profile and compare closely to the solder paste manufacturer’s recommended reflow profile.

On new PCB designs, conduct appropriate strain and strain rate characterization on the PCB assembly process prior to component-mounting.

Avoid excessive shock and bending of the PC board during assembly, handling, and testing of FCBGAs.

Finally, always follow the directions provided for handling moisture-sensitive devices. Make sure to keep the required documentation readily available to avoid potential disruptions associated with moisture-induced problems.
### Revision History

Changes from Original (March 2014) to A Revision

<table>
<thead>
<tr>
<th>Change</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Changed Table 1</td>
<td>6</td>
</tr>
<tr>
<td>• Changed text in Section 2.2.1 From: &quot;with &gt;0.1mm (4mil) clearance between features.&quot; To: &quot;with 0.1mm (4mil) clearance between features (NSMD design only).&quot;</td>
<td>6</td>
</tr>
</tbody>
</table>

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer’s risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
<th><a href="http://www.ti.com/omap">www.ti.com/omap</a></th>
<th>e2e.ti.com</th>
</tr>
</thead>
<tbody>
<tr>
<td>Audio</td>
<td>Automotive and Transportation</td>
<td><a href="http://www.ti.com/audio">www.ti.com/audio</a></td>
<td><a href="http://www.ti.com/automotive">www.ti.com/automotive</a></td>
</tr>
<tr>
<td>Amplifiers</td>
<td>Communications and Telecom</td>
<td>amplifier.ti.com</td>
<td><a href="http://www.ti.com/communications">www.ti.com/communications</a></td>
</tr>
<tr>
<td>Data Converters</td>
<td>Computers and Peripherals</td>
<td>dataconverter.ti.com</td>
<td><a href="http://www.ti.com/computers">www.ti.com/computers</a></td>
</tr>
<tr>
<td>DSP</td>
<td>Energy and Lighting</td>
<td>dsp.ti.com</td>
<td><a href="http://www.ti.com/energy">www.ti.com/energy</a></td>
</tr>
<tr>
<td>Clocks and Timers</td>
<td>Industrial</td>
<td><a href="http://www.ti.com/clocks">www.ti.com/clocks</a></td>
<td><a href="http://www.ti.com/industrial">www.ti.com/industrial</a></td>
</tr>
<tr>
<td>Interface</td>
<td>Medical</td>
<td>interface.ti.com</td>
<td><a href="http://www.ti.com/medical">www.ti.com/medical</a></td>
</tr>
<tr>
<td>Logic</td>
<td>Security</td>
<td>logic.ti.com</td>
<td><a href="http://www.ti.com/security">www.ti.com/security</a></td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Space, Avionics and Defense</td>
<td>power.ti.com</td>
<td><a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a></td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Video and Imaging</td>
<td>microcontroller.ti.com</td>
<td><a href="http://www.ti.com/video">www.ti.com/video</a></td>
</tr>
<tr>
<td>RFID</td>
<td></td>
<td><a href="http://www.ti-rfid.com">www.ti-rfid.com</a></td>
<td>e2e.ti.com</td>
</tr>
<tr>
<td>OMAP Applications Processors</td>
<td></td>
<td><a href="http://www.ti.com/omap">www.ti.com/omap</a></td>
<td>e2e.ti.com</td>
</tr>
<tr>
<td>Wireless Connectivity</td>
<td></td>
<td><a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a></td>
<td></td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2015, Texas Instruments Incorporated