Gain Scaling and Audio Performance of the PCM1804

Hajime Kawai
DAV Digital Audio/Speaker

ABSTRACT

This application note describes the theory and operation of an analog gain scaling circuit that is required to obtain specified audio performance from the PCM1804.

Contents

1 Input Gain Scaling Circuit ....................................................................................................... 2
2 Audio Performance by Input Signal Level .................................................................................. 3
   2.1 Test Block Diagram ............................................................................................................. 3
   2.2 Measured Data of Audio Performance as a Function of Signal Level ................................. 4
   2.3 Audio Performance as a Function of PCM1804 Input Level ............................................. 5
3 Summary .................................................................................................................................... 6

Figures

Figure 1. PCM1804 Input Gain Scaling Circuit .......................................................................... 2
Figure 2. Equivalent Circuit for Gain Scaling ............................................................................. 2
Figure 3. Evaluation Block Diagram .......................................................................................... 4
Figure 4. THD+N vs Signal Level ............................................................................................ 5
Figure 5. Dynamic Range and SNR vs Signal Level ................................................................ 6

Tables

Table 1. Audio Performance Data as a Function of Signal Level .............................................. 4
1 Input Gain Scaling Circuit

The input gain scaling circuit is made up of a single-to-balanced differential conversion, a low-pass filter, and a gain scaling function. Figure 1 shows the single-ended input gain scaling circuit that is specified in the PCM1804 data sheet, literature number SLES022.

![Figure 1. PCM1804 Input Gain Scaling Circuit](image)

**NOTE:** 3300 pF is recommended if an input signal greater than -46 dB below full scale at 100 kHz is applied in DSD mode.

The input gain scaling circuit must be an inverted amplifier configuration. Figure 2 shows the equivalent circuit for the gain scaling circuit.

![Figure 2. Equivalent Circuit for Gain Scaling](image)

The gain scaling circuit has signal gain (Gs) for the input analog signal (Vsi) and noise gain (Gn) for input noise (Vni).

The input signal level (VinA) at the PCM1804 is given by GsxVsi The input noise level at the PCM804 is given by GnxVni as shown in following equations.
\[ \text{Gain Scaling and Audio Performance of the PCM1804} \]

\[ \text{Vin}_A = G_s \times V_{si} \quad (1) \]
\[ \text{Vin}_I = G_n \times V_{ni} \quad (2) \]

The signal-to-noise ratio at the ADC input (SNRA) is given by the following equation.
\[ \text{SNRA} = \frac{\text{Vin}_I}{\text{Vin}_A} \quad (3) \]

The signal-to-noise ratio at the gain scaling circuit input (SNRL) is given by the following equation.
\[ \text{SNRL} = \frac{\text{Vin}_I}{\text{Vsi}} \quad (4) \]

This may be arranged as follows from equation 1 and 2.
\[ \text{SNRL} = \frac{(\text{Vin}_I / G_n)}{(\text{Vin}_A / G_s)} = \left( \frac{G_s}{G_n} \right) \left( \frac{\text{Vin}_I}{\text{Vin}_A} \right) \text{ from equation (3)} \]
\[ = \left( \frac{G_s}{G_n} \right) \text{SNRA} \quad (5) \]

Equation 5 is significant; SNRL at the gain scaling input can be improved by the ratio of (Gs / Gn) over SNRA at the ADC input.

Signal gain \((Gs)\) as shown in Figure 1 is given by:
\[ G_s = \frac{909}{3K} = 0.303 \quad (6) \]

Noise gain \((Gn)\) on Figure 1 is given by:
\[ G_n = (1 + G_s) = 1 + 0.303 = 1.303 \quad (7) \]

Thus, SNRL is given by equation 6.
\[ \text{SNRL} = \left( \frac{0.303}{1.303} \right) \text{SNRA} = 0.233 \text{SNRA} \quad (8) \]

Equation 9 can be converted to (dB) as follows:
\[ \text{SNRL} = 20\log (0.233) \text{SNRA} = \text{SNRA} + 12.7 \text{ (dB)} \quad (9) \]

**NOTE:** \(20\log (0.233) = 12.711\)

Therefore, the signal-to-noise ratio (SNR) at the gain scaling input can be improved by the gain scaling circuit as shown in equation 9. In the case of the PCM1804, key audio performance (THD+N, SNR, and dynamic range) is specified with this gain scaling circuit. Full-scale signal level at the PCM1804 is differential \(\pm 2.5 \text{ V}\); full scale level at the gain scaling input \(V_{si} \) (F/S) is given by \(V_{si} = (2.5 \text{ Vpp} / G_s) = (2.5 \text{ Vpp} / 0.303) = 8.25 \text{ Vpp}\).

## 2 Audio Performance by Input Signal Level

This section shows actual audio performance data measured on the DEM-DAI1804 evaluation board for the PCM1804.

### 2.1 Test Block Diagram

The evaluation block diagram for audio performance as a function of signal level is shown in Figure 3.

An audio precision system-one is used as the audio signal source and for audio performance measurement.
A single-ended (unbalanced) audio signal (Vsi) on the DEM-DAI1804 can be provided by system-one. The level of signal Via (input of the PCM1804) can also be monitored. Then, the audio performance for each signal level, Vsi and Via, can be compared.

![Evaluation Block Diagram](Image)

**Figure 3. Evaluation Block Diagram**

2.2 **Measured Data of Audio Performance as a Function of Signal Level**

Table 1 shows audio performance (THD+N, dynamic range, and SNR) as a function of signal level measured using the evaluation block diagram that is shown in Figure 3.

On this evaluation, gain scaling of the DEM-DAI1804 is entered $G_s = 0.213$.

<table>
<thead>
<tr>
<th>UN BAL IN($V_{pp}$)</th>
<th>PCM1804 IN($V_{pp}$)</th>
<th>THD+N (%)</th>
<th>DR (dB)</th>
<th>SNR (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>11.9</td>
<td>2.45</td>
<td>0.00067</td>
<td>113.3</td>
<td>112.4</td>
</tr>
<tr>
<td>11</td>
<td>2.28</td>
<td>0.00074</td>
<td>112.7</td>
<td>112.3</td>
</tr>
<tr>
<td>10</td>
<td>2.08</td>
<td>0.00081</td>
<td>111.7</td>
<td>111.5</td>
</tr>
<tr>
<td>9</td>
<td>1.88</td>
<td>0.00084</td>
<td>111</td>
<td>110.6</td>
</tr>
<tr>
<td>8</td>
<td>1.65</td>
<td>0.00081</td>
<td>110</td>
<td>109.6</td>
</tr>
<tr>
<td>7</td>
<td>1.45</td>
<td>0.00072</td>
<td>108.9</td>
<td>108.4</td>
</tr>
<tr>
<td>6</td>
<td>1.24</td>
<td>0.00068</td>
<td>107.4</td>
<td>107.1</td>
</tr>
<tr>
<td>5</td>
<td>1.04</td>
<td>0.00074</td>
<td>105.8</td>
<td>105.5</td>
</tr>
<tr>
<td>4</td>
<td>0.837</td>
<td>0.00068</td>
<td>103.8</td>
<td>103.5</td>
</tr>
<tr>
<td>3</td>
<td>0.625</td>
<td>0.00115</td>
<td>101.4</td>
<td>101</td>
</tr>
<tr>
<td>2.5</td>
<td>0.525</td>
<td>0.00138</td>
<td>99.7</td>
<td>99.4</td>
</tr>
<tr>
<td>2</td>
<td>0.412</td>
<td>0.00179</td>
<td>97.8</td>
<td>97.5</td>
</tr>
<tr>
<td>1</td>
<td>0.214</td>
<td>0.00944</td>
<td>91.8</td>
<td>91.5</td>
</tr>
</tbody>
</table>
As shown in Table 1, the audio performance for a full-scale input level (2.45 Vpp) into the PCM1804 is THD+N = 0.00138%, dynamic range = 99.7 dB, and SNR = 99.4 dB. This audio performance is much lower than the specified audio performance of the PCM1804.

To obtain the specified audio performance (THD+N = 0.00067%, dynamic range = 113.3 dB, and SNR = 112.4 dB), the input signal level must be gain scaled (Vsi = 12 Vpp, Via = 2.5 Vpp).

There are two versions of the DEM-DAI1804 for gain scaling. Therefore, the gain scaling circuit is absolutely required to obtain specified audio performance of greater than 110-dB dynamic range and SNR.

2.3 Audio Performance as a Function of PCM1804 Input Level

Figure 4 shows THD+N as a function of signal level. Figure 5 shows the dynamic range and SNR as a function of signal level. Both audio performance graphs show the input signal level at Vin of PCM1804 combined with the gain scaling circuit. The audio-signal level at the signal source (input of DEM-DAI1804) is gain scaled (Gs). The signal level is shown in parentheses.

![Figure 4. THD+N vs Signal Level](image-url)
3 Summary

The audio performance of the PCM1804 as specified in the data sheet is achieved through the use of the gain scaling circuit. Without the gain scaling circuit the specified audio performance can not be achieved. The gain scaling circuit improves the audio performance as the ratio of signal gain (Gs) to noise gain (Gn). Thus, the Vsi signal level must be higher than Via due to the signal gain (Gs).

Gain scaling is applied for both differential (balanced) and single (unbalanced) signal transmission formats. This can be designed by configuration of actual applications, but signal gain (Gs) must be less than 1 as indicated by equation 4. In addition, the gain scaling circuit must be an inverted amplifier configuration.
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:
Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated