TVP5154 PCB Layout Guidelines

Marc Pyne

1. PCB Layer Stack

TI recommends using at least four layers in the PCB layout to ensure proper isolation between the signals, the power supplies, and the grounds. The following layer stack is used in the EVM design:

1. Top - Signal layer
2. Internal 1 - Split ground plane layer
3. Internal 2 - Power plane layer
4. Bottom - Signal layer

The Top and Bottom layers are reserved for signals. The Internal 2 layer is a power plane where all power supplies are assigned to their own area or region within the layer.

The Internal 1 layer is considered a split ground plane. The analog and digital areas of the TVP5154 EVM are isolated throughout the board by using a split of a 30-mil trace between the regions. The analog and digital areas of the TVP5154 EVM are then connected via ferrite beads as close to the power source as possible. This helps minimize the coupling of digital noise into the analog signals and vice versa.

2. Layout Recommendations

The following are only PCB layout recommendations based on methods commonly used in TI EVMs:

1. Maintain good insulation between four channels of the TVP5154 to minimize introduction of crosstalk.
2. Keep digital and analog signals away from crystal on every layer.
3. While using one ground plane, TI recommends using a split plane to isolate the analog and digital ground planes underneath the analog and digital supply voltages.
4. Do not route any signals or create a signal layer within the ground plane or the power plane.
5. Be sure that the power planes are the same size or smaller than their respective split ground planes.
6. Do not overlap the analog power plane with the digital ground plane and vice versa.
7. Do not place analog areas too close to the clock domain areas.
8. Do not cross another signal with the analog trace. If necessary, signals must be perpendicular.
9. Do not place digital signals in the analog areas.
10. Avoid long traces for analog signals, and use of guard (ground) trace is recommended.
11. Make the length of the digital trace for data and clock as equal as possible.
12. Place decoupling capacitors close to the power pins of the ICs. Typically, 0.1-μF capacitors are used.
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Amplifiers</td>
<td>Audio</td>
</tr>
<tr>
<td>Data Converters</td>
<td>Automotive</td>
</tr>
<tr>
<td>DSP</td>
<td>Broadband</td>
</tr>
<tr>
<td>Interface</td>
<td>Digital Control</td>
</tr>
<tr>
<td>Logic</td>
<td>Military</td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Optical Networking</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Security</td>
</tr>
<tr>
<td>Low Power Wireless</td>
<td>Telephony</td>
</tr>
<tr>
<td></td>
<td>Video &amp; Imaging</td>
</tr>
<tr>
<td></td>
<td>Wireless</td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated