IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty, or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated
## Contents

1 Power Dissipation
   1.1 Steady-State Quiescent Power ................................................................. 1
   1.2 Switching Power ....................................................................................... 1
   1.3 DC Losses ............................................................................................... 2

2 Device Power Dissipation .................................................................................. 4

3 Junction Temperature ......................................................................................... 5

4 Conclusion ......................................................................................................... 6
List of Tables

1  SN75976A Output Voltages with a SCSI Load ................................................................. 2
2  Components of Power Dissipation .................................................................................. 3
3  Device Power for Three Cases ....................................................................................... 4
4  Estimated Junction Temperature Rise Above the Ambient Still-Air Temperature .......... 5
5  Projected Mean Junction Temperatures vs. Duty Cycles and Ambient Air Temperature .... 6
ABSTRACT

The purpose of this paper is to analyze the power consumption and the junction temperatures of the SN75976A1DL, SN75976A2DL, SN75976A1DGG, or SN75976A2DGG 9-Channel Differential Transceivers in typical applications.

1 Power Dissipation

Power is dissipated within the silicon from three primary sources: the steady-state quiescent power, ac or switching power, and dc or resistive losses in the output drivers.

1.1 Steady-State Quiescent Power

The current necessary to bias the circuits of SN75976A with all nine channels enabled as differential drivers is typically 39.7 mA with a maximum test limit of 60 mA. When the device is enabled to nine differential receivers, $I_{CC}$ becomes 25.2 mA typically with a maximum limit of 45 mA. These values are from statistical characterization of seven different wafer lots over a supply voltage range of 4.75 V to 5.25 V and a case temperature range of 0°C to 125°C.

Driver quiescent power:

\[ P_{DCC} = I_{CC} \times V_{CC} \]

\[ = 39.7 \text{ mA} \times 5.0 \text{ V} = 198.5 \text{ mW average} \]

\[ < 60.0 \text{ mA} \times 5.3 \text{ V} = 318.0 \text{ mW maximum} \]

Receiver quiescent power:

\[ P_{RCC} = I_{CC} \times V_{CC} \]

\[ = 25.2 \text{ mA} \times 5.0 \text{ V} = 126.0 \text{ mW average} \]

\[ < 45.0 \text{ mA} \times 5.3 \text{ V} = 238.5 \text{ mW maximum} \]

1.2 Switching Power

The average increase in the normal $I_{CC}$ for an unloaded driver of the SN75976A was measured on four representative samples. The average increase was 4.88 mA/channel when switching at 10 MHz (20 MXfers/s), a 50% duty cycle, and a $V_{CC}$ of 5 V. At a $V_{CC}$ of 5.25, the single largest measured increase was 5.3 mA/channel.

One driver’s switching loss at 10 MHz:

\[ P_{DAC} = I_{CC} \times V_{CC} \]

\[ = 4.9 \times 5.0 \]

\[ = 24.4 \text{ mW/channel typical} \]

\[ < 27.8 \text{ mW/channel maximum} \]
A receiver, switching at the same frequency and duty cycle with unloaded outputs, consumed an additional 2.0 mA/channel above steady state on average. The maximum was 2.5 mA/channel on one sample at a \( V_{CC} \) of 5.25 V.

One receiver's switching loss at 10 MHz:

\[
P_{RAC} = I_{CC} \times V_{CC}
\]
\[
= 2.0 \times 5.0
\]
\[
= 10.0 \text{ mW/channel typical}
\]
\[
< 13.1 \text{ mW/channel maximum}
\]

### 1.3 DC Losses

The output stage losses vary with the magnitude of the output voltages, the output transistor saturation or drain-to-source voltages, and the load conditions. Table 1 is derived from the solution of the equivalent circuit of a differential SCSI bus. No further proof is included in this analysis.

The typical single-ended output voltages of the SN75976A driver have been characterized with a SCSI load test circuit with the following results:

<table>
<thead>
<tr>
<th>Table 1. SN75976A Output Voltages with a SCSI Load</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameter</td>
</tr>
<tr>
<td>VO, Positive SCSI line voltage when asserted</td>
</tr>
<tr>
<td>VO, Positive SCSI line voltage when negated</td>
</tr>
<tr>
<td>VO(−), Negative SCSI line voltage when asserted</td>
</tr>
<tr>
<td>VO(−), Negative SCSI line voltage when negated</td>
</tr>
<tr>
<td>VOD, differential output voltage when asserted</td>
</tr>
<tr>
<td>VOD, differential output voltage when negated</td>
</tr>
<tr>
<td>Typ†</td>
</tr>
<tr>
<td>1.5 V</td>
</tr>
<tr>
<td>3</td>
</tr>
<tr>
<td>1.6</td>
</tr>
<tr>
<td>3.3</td>
</tr>
<tr>
<td>1.4</td>
</tr>
<tr>
<td>-1.8</td>
</tr>
</tbody>
</table>

† Typical is the statistical average of the measurements on 268 samples from seven wafer lots at a case temperature of 25°C and a \( V_{CC} \) of 5 V.

‡ Worst case is the maximum differential output voltage measured on 268 samples from seven wafer lots at a case temperature of 125°C and a \( V_{CC} \) of 5.25 V.

Solution of the circuit with the SCSI test load and the voltages in Table 1 resulted in a typical power dissipation in the output transistors of 117 mW when asserted and 60 mW when negated. The worst case power is 167 mW asserted and 113 mW negated.

Driver output dc losses:

\[
P_{(DOH)} = 117.0 \text{ mW/channel typical}
\]
\[
< 167.0 \text{ mW/channel maximum}
\]
\[
P_{(DOL)} = 60.0 \text{ mW/channel typical}
\]
\[
< 113.0 \text{ mW/channel maximum}
\]

At an \( I_{OL} \) of 8 mA, the typical receiver \( V_{OL} \) is 0.6 V with a maximum test limit of 0.8 V. At -8 mA, the typical \( V_{OH} \) is 4.5 V with a minimum limit of 2.4 V.
Receiver output dc losses:
\[ P_{\text{ROH}} = I_{\text{OH}} \times (V_{\text{CC}} - V_{\text{OH}}) = 8 \text{ mA} \times (5 \text{ V} - 4.5 \text{ V}) = 4.0 \text{ mW/channel typical} \]
\[ < 8 \text{ mA} \times (5.3 \text{ V} - 2.4 \text{ V}) < 23.2 \text{ mW/channel maximum} \]
\[ P_{\text{ROL}} = I_{\text{OL}} \times V_{\text{OL}} = 8 \text{ mA} \times .6 \text{ V} = 4.8 \text{ mW/channel typical} \]
\[ < 8 \text{ mA} \times 0.8 \text{ V} < 6.4 \text{ mW/channel maximum} \]

The components of the power dissipation in the SN75976A are summarized in Table 2.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>( P_{\text{DCC}} )</td>
<td>198.5</td>
<td>315</td>
<td>mW</td>
</tr>
<tr>
<td>( P_{\text{DAC}} )</td>
<td>24.4</td>
<td>27.8</td>
<td>mW/channel</td>
</tr>
<tr>
<td>( P_{\text{DOH}} )</td>
<td>117</td>
<td>167</td>
<td>mW/channel</td>
</tr>
<tr>
<td>( P_{\text{DOL}} )</td>
<td>60</td>
<td>113</td>
<td>mW/channel</td>
</tr>
<tr>
<td>( P_{\text{RCC}} )</td>
<td>126</td>
<td>238.5</td>
<td>mW</td>
</tr>
<tr>
<td>( P_{\text{RAC}} )</td>
<td>10</td>
<td>13.1</td>
<td>mW/channel</td>
</tr>
<tr>
<td>( P_{\text{ROH}} )</td>
<td>4</td>
<td>23.2</td>
<td>mW/channel</td>
</tr>
<tr>
<td>( P_{\text{ROL}} )</td>
<td>4.8</td>
<td>6.4</td>
<td>mW/channel</td>
</tr>
</tbody>
</table>
2 Device Power Dissipation

The operation of the device and its power component contributions must be evaluated to determine the total power that will be dissipated in the package. The steady-state quiescent power is a constant, but the switching power and output stage power will depend upon the data being transmitted or received and the duration of the transfer.

Three cases will be analyzed:
1) Nine channels continuously with one transmitting random data to a Fast-20 SCSI bus
2) Nine channels continuously receiving random data from a Fast-20 SCSI bus
3) The unlikely assertion of all nine bits continuously. (Continuously is defined here as at least three-device thermal time constants or approximately 15 seconds.)

Since the assumption in case 1) and 2) is random data, the probability that any one bit on the bus is asserted or being negated is equal. With equal probability and a long observation period relative to the data transfer period, the mean power in an output stage will be the average of the high-level and low-level values. Assumptions for the three cases for nine channels include:
1) \( P_{DO1} = \frac{(P_{DOH} + P_{DOL})}{2} \times 9 \)
2) \( P_{RO2} = \frac{(P_{ROH} + P_{ROL})}{2} \times 9 \)

The driver outputs are continuously asserting the bus so, \( P_{DO3} = P_{DOH} \times 9 \)

The circuit switching losses, \( P_{DAC} \) and \( P_{RAC} \), were measured with the switching loss occurring on every cycle. Because the state of the output is random and undeterministic, the probability that the driver output changes state on the next cycle is equal. Again, over a long observation period, the mean switching power for each operating case is:
1) \( P_{DAC1} = \frac{P_{DAC}}{2} \times 9 \)
2) \( P_{RAC2} = \frac{P_{RAC}}{2} \times 9 \)
3) Where there is no switching power component, \( P_{DAC3} = 0 \)

The power dissipated in the package for the three cases is then:
1) \( PD1 = P_{DCC} + \frac{P_{DOL} + P_{DOL}^2}{2} \times 9 + \frac{P_{DAC}}{2} \times 9 \)
2) \( PD2 = P_{RCC} + \frac{P_{ROH} + P_{ROL}}{2} \times 9 + \frac{P_{RAC}}{2} \times 9 \)
3) \( PD3 = P_{DCC} + P_{DOH} \times 9 \)

Table 3. Device Power for Three Cases

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>PD1 Power dissipation when transmitting at 20 MXfers/s</td>
<td>1104.8</td>
<td>1700.2</td>
<td>mW</td>
</tr>
<tr>
<td>PD2 Power dissipation when receiving data at 20 MXfers/s</td>
<td>210.6</td>
<td>428.5</td>
<td>mW</td>
</tr>
<tr>
<td>PD3 Power dissipation when all drivers asserted</td>
<td>1251.5</td>
<td>1821.0</td>
<td>mW</td>
</tr>
</tbody>
</table>
3 Junction Temperature

Measurements of the SSOP-56 package and leadframe used on the SN75976ADL were performed on a 13.0 cm x 9.8 cm six-layer printed circuit board. The board was built with the ground and heat-sinking pins soldered to individual pads and connected to a second layer ground plane through 0.15 mm etch runs. There was one common via to the ground plane on each side of the package. The ground plane was 0.254 mm below the surface of the 1.6 mm thick board with 1 oz. copper layer. The results of tests on two samples were an average $R_{\theta JA}$ of 49.7°C/W with 1 W of power dissipation and no airflow.

Measurements were performed on six TSSOP-56 packages and leadframes used on the SN75976ADGG. The test board was 13.7 cm x 8 cm x 1 mm thick with a ground and $V_{CC}$ plane of 1 oz. copper. The ground and heat-sinking pins were soldered to individual pads and connected to the ground plane through 0.15 mm etch runs and one common via interconnect to the ground plane per side. The results of the test was an average $R_{\theta JA}$ of 46.7°C/W at one Watt of power dissipation and no air flow.

Using a rounded 50°C/W for each package, the mean junction temperature rise above ambient can then be calculated. Table 4 shows the results for each case using the relationship $T_J - T_A = R_{\theta JA} \times PD$.

| Table 4. Estimated Junction Temperature Rise Above the Ambient Still-Air Temperature |
|---------------------------------|-----------------|-----------------|-----------------|
| Parameter                       | Typical         | Maximum         | Units           |
| $T_{J1}$ Junction temperature rise when transmitting at 20 M xfer/s | 55.2            | 85              | °C              |
| $T_{J2}$ Junction temperature rise when receiving data at 20 M xfer/s | 10.5            | 21.4            | °C              |
| $T_{J3}$ Junction temperature rise with all drivers asserted continuously | 62.6            | 90.9            | °C              |
4 Conclusion

Most designs require two junction temperature restrictions:

1. Junction operating temperature should not exceed 150°C under worst case operating conditions

2. The mean operating junction temperature should be no more than 110°C

The junction temperature rise above the ambient still-air temperature is estimated in Table 4 for three operating conditions. The worst-case temperature rise is TJ3, applicable to requirement #1 above.

Solving for TA:

\[ TA + TJ3 < 150°C \]
\[ TA < 150°C - TJ3 \]
\[ TA < 150°C - 90.9°C = 59.1°C \]

Evaluation of the mean operating junction temperature can vary a great deal based upon the assumptions of mean still-air temperature and transmit-to-receive duty cycles. In any case, the use of the typical values TJ1 and TJ2 are required. The following table calculates the projected mean junction temperature for various duty cycles and ambient air temperatures.

**Table 5. Projected Mean Junction Temperatures vs. Duty Cycles and Ambient Air Temperature**

<table>
<thead>
<tr>
<th>Transmit</th>
<th>Receive</th>
<th>(T_A = 25°C)</th>
<th>(T_A = 55°C)</th>
<th>(T_A = 70°C)</th>
</tr>
</thead>
<tbody>
<tr>
<td>100%</td>
<td>0%</td>
<td>80.2</td>
<td>110.2</td>
<td>125.2</td>
</tr>
<tr>
<td>67%</td>
<td>33%</td>
<td>66.4</td>
<td>95.4</td>
<td>110.4</td>
</tr>
<tr>
<td>50%</td>
<td>50%</td>
<td>57.9</td>
<td>87.9</td>
<td>102.9</td>
</tr>
<tr>
<td>33%</td>
<td>67%</td>
<td>50.3</td>
<td>80.3</td>
<td>95.3</td>
</tr>
<tr>
<td>0%</td>
<td>100%</td>
<td>35.5</td>
<td>65.5</td>
<td>80.5</td>
</tr>
</tbody>
</table>

Either SN75967A package meets the design requirements up to a maximum ambient still-air temperature of 60°C. This limit occurs, under a worst-case scenario of all nine drivers enabled, continuously assert the Differential SCSI test circuit. The test circuit represents a bus with attached 32 RS-485 loads.