ABSTRACT

This document is provided to assist platform designers in implementing the TUSB9260 USB 3.0 to Serial ATA Bridge Controller. Detailed information can be found in the TUSB9260 Data Manual (SLLS962). This document provides board design recommendations for the various device features when designing in the TUSB9260.

This document is intended for developers familiar with high-speed PCB design and layout. Knowledge of the USB 3.0 and SATA specifications and protocol is required as well. The following layout recommendations should not be considered the sole method of implementation, but rather as a guide. The preferences of the individual developer, requirements of the design, number of components in the circuit, as well as many other factors will influence each individual layout.

Contents

1 TUSB9260 Typical System Implementation ................................................................. 3
2 Power Considerations .................................................................................................. 4
  2.1 1.1-V and 3.3-V Digital Supplies ........................................................................... 4
  2.2 1.1-V, 1.8-V and 3.3-V Analog Supplies ............................................................... 4
  2.3 Ground Terminals .................................................................................................. 4
  2.4 Capacitor Selection Recommendations ............................................................... 4
  2.5 Power-Up/Down Sequencing ................................................................................ 4
  2.6 External Voltage Regulator Recommendation .................................................... 5
  2.7 TUSB9260 Power Consumption .......................................................................... 5
  2.8 USB VBUS ........................................................................................................... 5
3 USB Connection ........................................................................................................... 5
  3.1 High-Speed Differential Routing ......................................................................... 5
  3.2 SuperSpeed Differential Routing ......................................................................... 6
4 SATA Connection ........................................................................................................ 6
  4.1 SATA Differential Routing .................................................................................... 6
5 ESD Protection ............................................................................................................. 7
6 GPIO Terminals ........................................................................................................ 7
  6.1 GPIO[7:0] .............................................................................................................. 7
  6.2 GPIO[8/UART_RX:9/UART_TX] ......................................................................... 7
  6.3 GPIO[10/SPI_CS2:11/SPI_CS1] ......................................................................... 7
7 PWM Terminals ......................................................................................................... 7
8 JTAG Interface .......................................................................................................... 7
9 External Reference Clock .......................................................................................... 7
  9.1 Crystal Selection ................................................................................................... 8
  9.2 External Clock/Oscillator Selection ..................................................................... 9
10 Serial Peripheral Interface (SPI) ........................................................................... 10
11 Precision Reference Return Resistor ..................................................................... 11
12 External PLL Loop Capacitors ............................................................................. 11
13 Example Schematics ............................................................................................... 11
List of Figures
1 Typical System Implementation................................................................. 3
2 Example Crystal Implementation............................................................... 8
3 Example Reference Clock Layout............................................................ 9
4 Example Oscillator Implementation......................................................... 10
5 SPI Connection ..................................................................................... 10

List of Tables
1 TUSB9260 Nominal Power Consumption by Voltage Rail (Approximate)........ 5
2 Internal JTAG Resistor Termination......................................................... 7
3 External Reference Clock Selection......................................................... 8
4 Flash Devices Tested on the TUSB9260.................................................... 11
1 **TUSB9260 Typical System Implementation**

Figure 1 represents a typical implementation of the TUSB9260 USB 3.0 to Serial ATA Bridge. The device serves as a bridge between a downstream USB 3.0 host port and a SATA device such as a hard disk drive. A crystal or oscillator supplies the required clock source. A SPI Flash device contains the firmware that is loaded into the TUSB9260 after the de-assertion of RESET. Push buttons or any other desired logic can be connected to the TUSB9260 GPIO terminals. The TUSB9260 can also output a pulse width modulated signal that can be used to drive an activity LED.

![TUSB9260 Typical System Implementation](image_url)

**Figure 1. Typical System Implementation**
2 Power Considerations

2.1 1.1-V and 3.3-V Digital Supplies

The TUSB9260 requires 1.1-V and 3.3-V digital power source. The 1.1-V terminals are named VDD11. These terminals supply power to the digital core. The 1.1-V core allows for a significant reduction in both power consumption and logic switching noise. The 3.3-V terminals are named VDD33 and supply power to most of the input and output cells. Both VDD11 and VDD33 supplies must have 0.1-µF bypass capacitors to VSS (ground) to ensure proper operation. One capacitor per power terminal is sufficient and should be placed as close to the terminal as possible to minimize trace length. Smaller value capacitors like 0.01-µF are also recommended on the digital supply terminals.

When placing and connecting all bypass capacitors, high-speed board design rules must be followed.

2.2 1.1-V, 1.8-V and 3.3-V Analog Supplies

A Pi filter is recommended on all analog power terminals to minimize circuit noise. These filters can be combined on a per-rail basis for a total of three (VDDA11/VDDA11_USB2) + (VDDA18/VDDR18) + (VDDA33). Analog power terminals must have a 1-µF and a 10-µF bypass capacitor connected to VSSA (ground) to ensure proper operation. Place the capacitor as close as possible to the associated terminal to minimize trace length. Smaller value capacitors such as 0.1-µF and 0.01-µF are also recommended on the analog supply terminals.

2.3 Ground Terminals

VSS, VSSA, VSS18, and VSS33 can be connected together to form one ground plane. This technique allows for creating a large image plane for the signal layer directly adjacent to the ground plane.

2.4 Capacitor Selection Recommendations

When selecting bypass capacitors for the TUSB9260 device, X7R-type capacitors are recommended. The frequency versus impedance curves, quality, stability, and low-cost of these capacitors make them a logical choice for most computer systems.

The selection of bulk capacitors with low-ESR specifications is recommended to minimize low-frequency power supply noise. Today, the best low-ESR bulk capacitors are radial leaded aluminum electrolytic capacitors. These capacitors typically have ESR specifications that are less than 0.01 Ω at 100 kHz. Also, several manufacturers sell “D” size surface mount specialty polymer solid aluminum electrolytic capacitors with ESR specifications slightly higher than 0.01 Ω at 100 kHz. Both of these bulk capacitor options significantly reduce low-frequency power supply noise and ripple.

2.5 Power-Up/Down Sequencing

All TUSB9260 analog and digital power terminals must be controlled during the power-up and power-down sequence to ensure that absolute power terminal ratings are not exceeded as doing so can result in damage to the device.

No particular power-up or power-down sequencing of the power rails is required.

For additional power requirements, please refer to the TUSB9260 Data Manual (SLLS962).
2.6 External Voltage Regulator Recommendation

Since the TUSB9260 requires three voltage supplies (1.1-V, 1.8-V, and 3.3-V) a multi-channel voltage regulator is recommended. The TPS650061 or TPS65024x are good choices. The TPS650061 utilizes a DCDC converter and two LDO regulators in a single package. The DCDC converter can supply 1-A nominal current while the two LDO’s can supply 300-ma nominal current. Since the 1.1-V supply can consume upwards of 340-ma of current the DCDC converter is ideal for supplying the 1.1-V current while the two LDO’s can be used to supply 1.8-V and 3.3-V current. Likewise the TPS65024x utilizes three DCDC converters and three LDO’s. Both devices also have a built in supervisor circuit that can be connected to GRST# on the TUSB9260.

2.7 TUSB9260 Power Consumption

Nominal power ratings for the TUSB9260 are shown in Table 1. Measurements were taken at nominal voltage while transferring data via USB3 to a SSD drive.

<table>
<thead>
<tr>
<th>VOLTAGE RAIL</th>
<th>CURRENT</th>
<th>POWER</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.3 V</td>
<td>6 mA</td>
<td>19.8 mW</td>
</tr>
<tr>
<td>1.8 V</td>
<td>58 mA</td>
<td>104.4 mW</td>
</tr>
<tr>
<td>1.1 V</td>
<td>319 mA</td>
<td>350.9 mW</td>
</tr>
<tr>
<td>Total</td>
<td>383 mA</td>
<td>475.1 mW</td>
</tr>
</tbody>
</table>

2.8 USB VBUS

Power can be supplied via a USB cable on the terminal VBUS. VBUS is a 5-V source that is connected to the USB_VBUS terminal on the TUSB9260 via a voltage divider. Connect a 90.9-kΩ, 1% resistor from the cable VBUS connector to the USB_VBUS terminal on the TUSB9260 and a 10-kΩ, 1% resistor from USB_VBUS to ground.

2.8.1 Limiting Inrush Current on VBUS

To prevent inrush current the TI TPS2560/61 is recommended. Inrush current can occur on VBUS when a function is plugged into the network. For example the bulk capacitance used to supply power to the SATA device can be quite large, causing inrush current when the USB cable is connected. The TPS2560/61 power-distribution switches are intended for applications where heavy capacitive loads are likely to be encountered. The TPS2560/61 has two controllable outputs that can be controlled via the TUSB9260 GPIO terminals. In the example implementation the TUSB9260 is used to switch power on or off to the SATA device by controlling the EN2 terminal on the TPS2561.

3 USB Connection

There are three sets of differential pairs for connecting the USB port; one set for High-Speed and two sets for SuperSpeed.

3.1 High-Speed Differential Routing

The high-speed differential pair (USB_DM and USB_DP) is connected to a USB type B connector. The differential pair traces should be routed with 90-Ω, ±15% differential impedance. The high-speed signal pair should be trace length matched. Maximum trace length mismatch between High-Speed USB signal pairs should be no greater than 150 mils. Keep total trace length to a minimum. Route differential traces first. Route the differential pairs on the top or bottom layers with the minimum amount of vias possible. No termination or coupling caps are required. If a common mode choke is required then place the choke as close as possible to the USB connector signal pins. Likewise ESD clamps should also be placed as close as possible to the USB connector signal pins (closer than the choke).

In order to minimize cross-talk on the USB2/3 differential signal pairs, it is recommended that the spacing between the two interfaces be five times the width of the trace (5W rule). For instance, if the SS USB TX/RX differential pair trace widths are 5 mils, then there should be 25 mils of space (air gap) between the TX and RX differential pairs and the DP/DM differential pair.
If this 5W rule cannot be implemented, then the space between the TX/RX differential pairs and DP/DM differential pairs should be maximized as much as possible and ground-fill should be placed between the two. In this case, it is better to route each differential pair on opposite sides of the board with a ground plane between them.

### 3.2 SuperSpeed Differential Routing

SuperSpeed consists of two differential routing pairs, a transmit pair (USB_SSTXM and USB_SSTXP) and a receive pair (USB_SSRXM and USB_SSRXP). Each differential pair’s traces should be routed with 90-Ω, ±15% differential impedance. The high-speed signal pair should be trace length matched. Maximum trace length mismatch between SuperSpeed USB signal pairs should be no greater than 2.5 mils. The transmit differential pair does not have to be the same length as the receive differential pair. Keep total trace length to a minimum. Route differential traces first. Route the differential pairs on the top or bottom layers with the minimum amount of vias possible. The transmitter differential pair requires 0.1-µF coupling caps for proper operation. The package/case size of these caps should be no bigger than 0402. C-packs are not allowed. The caps should be placed symmetrically as close as possible to the USB connector signal pins. If a common mode choke is required then place the choke as close as possible to the USB connector signal pins (closer than the transmitter caps). Likewise ESD clamps should also be placed as close as possible to the USB connector signal pins (closer than the choke and transmitter caps).

It is permissible to swap the plus and minus on either or both of the SuperSpeed differential pairs. This may be necessary to prevent the differential traces from crossing over one another. However it is not permissible to swap the transmitter differential pair with receive differential pair.

In order to minimize cross-talk on the SuperSpeed USB differential signal pairs, it is recommended that the spacing between the TX and RX signal pairs be five times the width of the trace (5W rule). For instance, if the SuperSpeed USB TX/RX differential pair trace widths are 5 mils, then there should be 25 mils of space (air gap) between the TX and RX differential pairs.

If this 5W rule cannot be implemented, then the space between the TX and RX differential pairs should be maximized as much as possible and ground-fill should be placed between the two. In this case, it is better to route each differential pair on opposite sides of the board with a ground plane between them.

### 4 SATA Connection

The TUSB9260 supports one 3G SATA port operating at 1.5 GHz or 3 GHz depending on the maximum speed of the attached device.

#### 4.1 SATA Differential Routing

The SATA traces (SATA_TXP and SATA_TXM) should be routed with 100-Ω, ±15% differential impedance. Maximum trace length mismatch between SATA signal pairs should be no greater than 2.5 mils. Transmit differential pair does not have to be the same length as receive differential pair. Keep total trace length to a minimum. Route differential traces first. Route the differential pairs on the top or bottom layers with the minimum amount of vias possible. Each SATA trace requires a coupling capacitor be placed inline. The package/case size of these caps should be no bigger than 0402. C-packs are not allowed. The caps should be placed symmetrically as close as possible to the SATA connector signal pins.

It is permissible to swap the plus and minus on the SATA differential pair. This may be necessary to prevent the differential traces from crossing over one another. However it is not permissible to swap the transmitter diff pair with the receive diff pair.

In order to minimize cross-talk on the SATA differential signal pairs, it is recommended that the spacing between the TX and RX signal pairs for each interface be five times the width of the trace (5W rule). For instance, if the SATA TX/RX differential pair trace widths are 5 mils, then there should be 25 mils of space (air gap) between the TX and RX differential pairs.

If this 5W rule cannot be implemented, then the space between the TX and RX differential pairs should be maximized as much as possible and ground-fill should be placed between the two. In this case, it is better to route each differential pair on opposite sides of the board with a ground plane between them.
5 ESD Protection

The TUSB9260 provides ESD protection on all signal and power pins up to 2000 V using the human body model and 500 V using the charged device model. If more protection is required, the TI TPD2EUB30 can be used as this device meets or exceeds IEC61000-4-2 (Level 4) requirements. This device can be used on any of the differential pairs of the TUSB9260. Place the device as close as possible to the signal pins of the connector. Refer to the datasheet for more information regarding this device.

6 GPIO Terminals

The TUSB9260 supports a minimum of 12 GPIOs. Some GPIO terminals have dual functionality depending on how they are configured.

6.1 GPIO[7:0]

GPIO terminals 7 through 0 can be used for general purpose use such as connecting activity LEDs, used as push-button input, or connected to various signals from other devices. Each GPIO terminal has internal pull-down resistors. If a GPIO terminal is not used it should be left unconnected.

6.2 GPIO[8/UART_RX:9/UART_TX]

GPIO terminals 8 and 9 are dual function terminals. They can be used as general purpose input/output terminals like GPIO[7:0] or they can be configured as an UART interface. Both terminals have internal pull-up resistors, so they can be left unconnected if not used.

6.3 GPIO[10/SPI_CS2:11/SPI_CS1]

GPIO terminals 10 and 11 are dual function terminals. They can be used as general purpose input/output terminals like GPIO[7:0] or they can be configured as SPI chip select terminals for additional peripherals such as an LCD driver. Both terminals have internal pull-up resistors, so they should be left unconnected if not used.

7 PWM Terminals

The TUSB9260 has two pulse width modulated (PWM) terminals. These terminals are always outputs. They should be left unconnected if not used.

8 JTAG Interface

The TUSB9260 supports JTAG for board level test and debug support. Typically these terminals are left unconnected or routed to a header to plug in an external JTAG controller. Table 2 shows the JTAG terminal names and internal resistor connection. The JTAG interface should be left unconnected if JTAG support is not required.

<table>
<thead>
<tr>
<th>NAME</th>
<th>PULL-UP OR PULL-DOWN</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>JTAG_TCK</td>
<td>Pull-down</td>
<td>JTAG test clock</td>
</tr>
<tr>
<td>JTAG_TDI</td>
<td>Pull-up</td>
<td>JTAG test data in</td>
</tr>
<tr>
<td>JTAG_TDO</td>
<td>Pull-down</td>
<td>JTAG test data out</td>
</tr>
<tr>
<td>JTAG_TMS</td>
<td>Pull-up</td>
<td>JTAG test mode select</td>
</tr>
<tr>
<td>JTAG_RSTZ</td>
<td>Pull-down</td>
<td>JTAG reset</td>
</tr>
</tbody>
</table>

9 External Reference Clock

The TUSB9260 requires an external reference clock. This clock can be derived from an existing clock, crystal, or oscillator. The TUSB9260 supports one clock frequency as shown in Table 3. FREQSEL[1:0] terminals can be connected directly to ground or tied to VDD33.
Table 3. External Reference Clock Selection

<table>
<thead>
<tr>
<th>FREQSEL[1:0]</th>
<th>INPUT FREQUENCY (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>00b</td>
<td>Reserved</td>
</tr>
<tr>
<td>01b</td>
<td>Reserved</td>
</tr>
<tr>
<td>10b</td>
<td>Reserved</td>
</tr>
<tr>
<td>11b</td>
<td>40</td>
</tr>
</tbody>
</table>

9.1 Crystal Selection

Select a fundamental mode crystal with load capacitance of 12 pF – 24 pF and PPM rating of ±100 PPM or better. Connect the crystal between the XI and XO terminals with a 1-MΩ shunt resistor as shown in Figure 2. Place the crystal near the XI and XO terminals. Try to keep the XI and XO traces to a minimum length with few or no vias as shown in Figure 3.

Figure 2. Example Crystal Implementation
9.2 **External Clock/Oscillator Selection**

When using an external clock source such as an oscillator, the reference clock should have ±100 PPM (or better) frequency stability and have less than 50-ps absolute peak to peak jitter or less than 25-ps peak to peak jitter after applying the USB 3.0 jitter transfer function.

Connect the output of the clock source or oscillator to the XI terminal. Leave the XO terminal unconnected as shown in Figure 4. Try to keep the clock trace to a minimum length with few or no vias.

Note that the TUSB9260 has a VSSOSC terminal. This terminal is the reference ground for the internal oscillator. This reference ground should be used for the crystal circuit, which is also shown in Figure 4.
Serial Peripheral Interface (SPI)

A SPI system consists of one master device and one or more slave devices. The TUSB9260 is a SPI master providing the SPI clock, data-in, data-out and up to three chip select terminals.

The SPI has a 4-wire synchronous serial interface. Data communication is enabled with a low active Chip Select terminal (SPI_CS[2:0]#). Data is transmitted with a 3-terminal interface consisting of terminals for serial data input (SPI_DATA_IN), serial data output (SPI_DATA_OUT) and serial clock (SPI_SCLK). All SPI terminals have integrated pull-up resistors. No external components are required to connect the SPI interface to an external SPI flash device. See Figure 5 for an example implementation of the SPI interface using one SPI slave device.

The SPI interface can operate over a frequency range of 100 kHz to 50 MHz. The word size for the flash must be 8 bits. A minimum flash size of 512 kbits (64 k x 8) is recommended. Table 4 shows SPI flash devices that have been tested with the TUSB9260.
Table 4. Flash Devices Tested on the TUSB9260

<table>
<thead>
<tr>
<th>MANUFACTURER</th>
<th>PART NUMBER</th>
<th>DENSITY (kbit)</th>
<th>PAGE SIZE (bytes)</th>
<th>MAX CLOCK FREQUENCY READ COMMAND (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Numonyx/ST</td>
<td>M25P05A</td>
<td>512</td>
<td>256</td>
<td>20 / 25</td>
</tr>
<tr>
<td>Numonyx/ST</td>
<td>M25P10A</td>
<td>1024</td>
<td>256</td>
<td>20 / 25</td>
</tr>
<tr>
<td>Atmel</td>
<td>AT25FS010</td>
<td>1024</td>
<td>256</td>
<td>50</td>
</tr>
<tr>
<td>Pflash</td>
<td>Pm25LV512A</td>
<td>512</td>
<td>256</td>
<td>33</td>
</tr>
<tr>
<td>Pflash</td>
<td>Pm25LV010A</td>
<td>1024</td>
<td>256</td>
<td>33</td>
</tr>
</tbody>
</table>

11 Precision Reference Return Resistor

The TUSB9260 requires an external precision reference return resistor. This resistor is part of the USB2.0 PHY core used for internal calibration. A 10-kΩ, ±1% (1/20 W or greater) precision resistor should be placed between terminals USB_R1 and USB_R1RTN. This resistor should be placed no further than 500 mils from the two terminals.

12 External PLL Loop Capacitors

There are three terminals on the TUSB9260 that require external capacitors. These are the external loop capacitors for each of the three PLL's in the TUSB9260. CEXT0 terminal is used for the USB 2.0 PHY PLL, CEXT1 terminal is used for the SuperSpeed PHY PLL, and terminal CEXT2 is used for the SATA PLL.

All three CEXTx terminals require a 4.7-nF capacitor connected to ground. Each capacitor should be placed within 500 mils of its associated terminal and provide adequate shielding from external noise sources.

13 Example Schematics

The following schematic is provided as a reference design. There is one user configurable jumper (J4) on the board. A jumper must be placed across pins 1 and 2 or across pins 2 and 3 depending on the desired power option. When the jumper is placed across pins 1 and 2 a flash drive can be powered directly from the USB cable power eliminating the need for an external wall-wart. However it should be noted that SATA devices that require 12 V will not operate in this mode. To support all SATA devices place the jumper across pins 2 and 3 and connect a 12-V / 2-A wall-wart to DC jack J3 (positive tip).
Example Schematics

Simplified schematic of the TUSB9260 EVM showing the layout and connections of the various components.

- **MISC GPIO INDICATORS**
- **ESD PROTECTION**
- **USB Ports**
- **Board Power Supplies**
- **Ground References**

Additional notes and labels include:
- **TUSB9260**
- **PWR_STATE_0**
- **PWR_STATE_1**
- **SW_HB**
- **GND**
- **VDD**
- **VDD2**
- **VDD1**
- **VDD0**
- **VSS**
- **VSSOSC**
- **V5**
- **V33**
- **USB_DM**
- **USB_DP**
- **USB_SSRXP**
- **USB_SSRXM**
- **GPIO0**
- **GPIO2**
- **GPIO3**
- **GPIO4**
- **GPIO5**
- **GPIO7**
- **GPIO8**
- **GPIO10**
- **GPIO11**

Components and their values include:
- **R1** to **R69**
- **C1** to **C160.1uF**
- **R220uF**
- **C4 0.01uF**
- **C5 0.01uF**
- **C150.1uF**
- **C130.1uF**

**Note:** TO USE OSCILLATOR IN PLACE OF CRYSTAL

**PTC FUSE**

1. MATCH TO WITHIN 2.5MILS
2. 100-ohms DIFFERENTIAL IMPEDANCE
3. ...
4. 4.7K
5. 330
6. 4.7K
7. J1
8. NOPOP

**Submit Documentation Feedback**

© 2010–2011, Texas Instruments Incorporated