Considerations for PCB Layout and Impedance Matching Design in Optical Modules

Daniel Long

ABSTRACT

The optical module offers an effective high-speed solution for a growing telecom market. Data rates range from 155 Mbps to 6 Gbps and even up to 10 Gbps. Transmitter optical sub-assemblies (TOSAs) and laser drivers may have different resistances in a given application, so the reflection could be worse if the designer does not use an impedance transfer circuit to absorb it. Additional uncertain noise and reflection could also come from poor printed circuit board (PCB) layout as well. This report discusses how to use the impedance transfer circuit when we connect a mismatched trace and non-terminated TOSA, as well as what we should take into consideration when we lay out the PCB for optical design. This document primarily refers to the ONET8501V VCSEL driver and the ONET1101L DFB driver as the devices under consideration.

Contents

1 Introduction .................................................................................................................. 2
2 Impedance Transfer Circuit Considerations ................................................................. 3
3 Examples for Impedance Transfer Analysis .................................................................. 5
4 Test Results .................................................................................................................. 7
5 PCB Layout Considerations for Optical Modules ......................................................... 9
6 Summary ..................................................................................................................... 11
7 References ................................................................................................................... 11

List of Figures

1 Reflection Points on an Optical Module ........................................................................ 2
2 Internal Structure of Terminated TOSA ...................................................................... 3
3 Optical Module Drive Modes ........................................................................................ 4
4 Matched System .......................................................................................................... 5
5 Impedance Transfer for Mismatched Source and Load ................................................ 5
6 Eye Diagram After the Impedance Transfer Circuit ..................................................... 6
7 Impedance Transfer Circuit for TOSA and Driver ....................................................... 6
8 ONET1101L Test Results: Poor Performance ............................................................. 7
9 ONET1101L Test Results: Improved Performance ..................................................... 8
10 Loss vs Length and Frequency ................................................................................... 9
11 Physical Geometries of Differential Traces ............................................................... 9
12 PCB Trace Stubs and Discontinuities ......................................................................... 10
13 Differential Signal Pair Lengths on PCBs .................................................................. 10
14 PCB Trace Layout with Radial Bends ........................................................................ 11

All trademarks are the property of their respective owners.
1 Introduction

The optical module offers an attractive high-speed solution for a growing telecom market. Data rates range from 155 Mbps to 6 Gbps and are now approaching 10 Gbps. In such ultra high-speed frequency areas, close attention must be paid to the PCB layout and impedance matching because these issues can seriously affect the output performance and destroy the results.

Generally, impedance matching is modeled by software simulation or manual computations. However, optical modules are an application with several constraining factors: frequency over Gbps; variations in the laser driver model; the actual transmission lines; and, most importantly, the laser TOSA. These factors often make it difficult to simulate impedance matching precisely. As a result, even with good models to predict the operating conditions with relative accuracy, designers often cannot easily obtain results that match well with actual measurements.

In the optical design approach discussed in this document, impedance mismatch results in reflection. We will use a 10-G direct modulater laser (DML) module board as our example. Figure 1 shows the four reflection points that occur when using this type of DML board.

![Reflection Points on an Optical Module](image)

**Figure 1. Reflection Points on an Optical Module**

The technique discussed here includes an analysis of the signal path that can generate reflections from the driver to the laser (TOSA) in four areas:

1. The IC pin to the trace
2. The PCB trace on board
3. The PCB trace to the flex cable
4. The flex cable to TOSA (ROSA) elements

At point 2, the reflection is primarily generated by the PCB layout. For the other points, the reflections are a result of impedance mismatching. At an impedance mismatch, a portion of the transmitted signal is reflected back towards the signal source, and it can propagate back and forth in the trace until it is attenuated. The reflected signals can interfere with the primary transmitted signal, increasing the data jitter and reducing the SNR. The reflected energy can be terminated by a driver based on the SDD22 specification. If the reflected energy is too high, we need an additional circuit to optimize the impedance matching so that the reflected energy can be absorbed.
2 Impedance Transfer Circuit Considerations

It is well known that the amount of reflected signal from the load depends on the degree of mismatch between the source impedance and the load impedance. The reflection coefficient expression is defined as shown in Equation 1:

$$\Gamma_L = \frac{V_{REFL}}{V_{IN}} = \frac{Z_L - Z_0}{Z_L + Z_0}$$

(1)

In this equation, $Z_0$ is the transmission line impedance; this factor is usually a constant with an industry normalized value such as 50 $\Omega$ or 100 $\Omega$. In a matched system, when the load impedance $Z_L$ matches the transmission line impedance, $\Gamma_L = 0$ and we have zero reflection. This objective is the target of the circuit design.

In the receiver portion of the optical design, the input and output of the limiting amplifier and the output of the transimpedance amplifier are all 100- $\Omega$ differential impedance; thus, the transmission lines are 100- $\Omega$ differential, and matching is relatively easy.

However, the transmitter part is not so simple to design. A distributed feedback (DFB) or Fabry-Perot (FP) laser is a low-resistance component, typically ranging from 7 $\Omega$ to 10 $\Omega$. The flexible PCB cable is commonly a 25- $\Omega$, single-ended trace. There is a reflection at the interconnection between the flex cable and the TOSA at point 4; refer to Figure 1. For reducing such reflection, some types of TOSAs integrate resistors to increase the TOSA impedance, as illustrated in Figure 2.

Figure 2. Internal Structure of Terminated TOSA

Such TOSAs are intended for single-ended applications. The total internal resistance is close to 25 $\Omega$ and the transmission line can be more easily matched to the TOSA with a minimum amount of reflection. However, many optical designers prefer to use differential mode rather than single-ended mode to avoid issues with common-mode noise and electromagnetic interference (EMI).
Figure 3 compares an optical module driver in both single-ended (a) and differential (b) modes.

In order to match the 50-Ω differential transmission lines in differential mode, a fully-matched TOSA with two 20-Ω internal resistors, together with the laser resistance, results in a load resistance close to 50 Ω. One potential problem is that the resistors consume current and heat the laser, which reduces the overall efficiency of the laser. The driver must supply more modulation and bias current to maintain the extinction ratio (ER) and average optical power (PAV) setting because of the higher temperature of the laser. The greater power consumption makes such fully-matched TOSAs very difficult to use, especially for SFP+ modules that require a total power dissipation of less than 1 W. Because of this power consumption effect, many customers have switched to unmatched TOSAs without internal resistors. The TOSA reflection is inevitable and relies on the driver or impedance transfer circuit to absorb the reflected energy. In recent years, most optical customers have transitioned their designs to use unmatched TOSAs.
3 Examples for Impedance Transfer Analysis

This section reviews several examples for the impedance transfer analysis.

3.1 Impedance-Matched Systems

An impedance-matched system, such as that illustrated in Figure 4, does not need an impedance transfer circuit.

In the ONET8501V application presented here, the output impedance is 100-Ω differential; the transmission line is also 100 Ω, and the load is 100-Ω VCSEL TOSA. The resistance matches very well and produces minimum reflection.

3.2 Impedance Transfer for Mismatched Source and Load

Figure 5 illustrates the impedance transfer configuration for a mismatched source and load.

In the ONET8501V application presented here, the output impedance is 100-Ω differential; the transmission line is also 100 Ω, and the load is 100-Ω VCSEL TOSA. The resistance matches very well and produces minimum reflection.
The laser driver is 50-Ω differential output and the test load impedance is 100-Ω differential in order to transfer the impedance between the source and load, using the π resistor network to build up the impedance transfer circuit. Grounding with 35-Ω and 220-Ω resistors and a 50-Ω series resistor, the greatest amount of reflection could be attenuated by this circuit. The transfer equation illustrated in Figure 5 is given in Equation 2:

\[ Z_{\text{OUT}} = \frac{220}{2} \frac{1}{Z_{\text{LOAD}} + 50} \div 35 \]  \hspace{1cm} (2)

\( Z_{\text{LOAD}} \) is 100-Ω differential; therefore, we calculate \( Z_{\text{OUT}} \) by using half of \( Z_{\text{LOAD}} \). The final \( Z_{\text{OUT}} \) value is 27 Ω, which is very near to the front transmission line resistance. This \( Z_{\text{OUT}} \) can even generate the eye diagram shown in Figure 6.

![Figure 6. Eye Diagram After the Impedance Transfer Circuit](image)

### 3.3 Impedance Transfer for TOSA and Laser Driver Matching

Figure 7 shows the ONET1101L driving an unmatched TOSA in differential mode.

The ONET1101L laser diode driver is optimized to drive a 50-Ω differential output transmission impedance. For a low-power design, it has a 500-Ω differential back termination. Because the LR DFB TOSA has only 10-Ω impedance (approximately), the reflection is much worse if there is no transfer circuit added. The purpose of the transfer circuit is to drive the load impedance close to 50 Ω from the driver side. From Figure 7, we can derive Equation 3:

\[ Z_{\text{OUT}} = \frac{R_1}{R_3 + R_4 + R_2/ R_{\text{TOSA}}} \]  \hspace{1cm} (3)

With the resistor values shown, \( Z_{\text{OUT}} \) is approximately 35 Ω.
We can then analyze the transfer circuit in the following manner:

1. \( R_1 \) combines with the internal driver differential resistance to create a new back termination: \( Z_S' \), highlighted in the blue outlined area (1) in Figure 7. The new \( Z_S' \) will be 90 \( \Omega \). For best results, \( R_1 \) should connect as closely as possible with the IC pins.

2. \( R_2 \) combines with the TOSA impedance to form a new \( Z_L' \), shown in the blue outlined area (2) in Figure 7. The new \( Z_L' \) will be very near 9 \( \Omega \). With the two serial 20-\( \Omega \) resistors, the impedance is approximately 50 \( \Omega \), which matches the transmission line impedance.

4 Test Results

In the actual test, the values of resistors \( R_1 \) and \( R_2 \) can be adjusted to achieve the best eye diagram with the lowest power. Smaller resistor values can sometimes improve the output performance, but correspondingly increase the power consumption.

Figure 8 and Figure 9 show various test results with the ONET1101L and NX8341TB TOSA (2 × 10-\( \Omega \) internal resistors).

**Figure 8. ONET1101L Test Results: Poor Performance**

**Figure 9. ONET1101L Test Results: Improved Performance**
Test Results

From these tests, we can see that the impedance transfer circuit works quite well to improve the module reflection performance, although the circuit also increases the power consumption at the same time. For different TOSAs and power consumption requirements, we can adjust the resistors values to achieve the best performance.

Figure 9. ONET1101L Test Results: Improved Performance
5 PCB Layout Considerations for Optical Modules

In an optical module design, PCB layout must be done very carefully because of the high-speed system. Several additional factors may affect the high-speed signal integrity.

5.1 Trace Dimensions

In high-speed PCB traces, transmission line losses depend on the frequency and the absorption of electrical energy by the dielectric. Figure 10 shows the signal loss when operating with different trace lengths and at different signal frequencies.

\[ |\text{Loss } f, L| = e^{-\left(\sqrt{\alpha_s f} + \alpha_d f\right) L} \]

Where:
- \( f \): Frequency
- \( \alpha_s \): Skin effect loss factor
- \( \alpha_d \): Dielectric loss factor
- \( L \): Channel length

**Figure 10. Loss vs Length and Frequency**

5.2 Types of Trace (Microstrip vs Stripline)

Figure 11 shows the comparison between the physical geometries of the microstrip and the stripline differential trace layouts.

**Figure 11. Physical Geometries of Differential Traces**
Equations can also be used to calculate the transmission line impedance for a differential signal pair; note that software tools are more accurate, however. We can we calculate the two types of transmission line impedance based on the formulas shown in Table 1.

Table 1. Impedance Equations for Microstrip and Stripline Trace Techniques

<table>
<thead>
<tr>
<th>Microstrip</th>
<th>Stripline</th>
</tr>
</thead>
<tbody>
<tr>
<td>$Z_{\text{DIFF}} (\Omega) = 2 \cdot Z_0 \cdot \left(1 - 0.48 \cdot e^{-0.96 \frac{h}{n}}\right)$</td>
<td>$Z_{\text{DIFF}} (\Omega) = 2 \cdot Z_0 \cdot \left(1 - 0.748 \cdot e^{-2.9 \frac{h}{n}}\right)$</td>
</tr>
<tr>
<td>$Z_0 (\Omega) = \frac{88.75}{\sqrt{\varepsilon_r + 1.47}} \cdot \ln \left(\frac{5.97 \cdot h}{0.8 \cdot W + t}\right)$</td>
<td>$Z_0 (\Omega) = \frac{60}{\sqrt{\varepsilon_r}} \cdot \ln \left(\frac{1.9 \cdot b}{0.8 \cdot W + t}\right)$</td>
</tr>
<tr>
<td>$W (\text{mils}) = 7.463 \cdot h \cdot e^{-\frac{Z_0 \cdot \sqrt{\varepsilon_r + 1.47}}{88.75}} - 1.25 \cdot t$</td>
<td>$W (\text{mils}) = 2.375 \cdot h \cdot e^{-\frac{Z_0 \cdot \sqrt{\varepsilon_r}}{60}} - 1.25 \cdot t$</td>
</tr>
</tbody>
</table>

5.3 PCB Routing

There are also several critical aspects of PCB routing that can affect the impedance matching.

• Avoid stubs and discontinuities (similar to those illustrated in Figure 12) in the PCB traces.

![Figure 12. PCB Trace Stubs and Discontinuities](image)

• The differential signal pairs should be the same length. Figure 13 compares differential signal pairs of the same length (a) and different lengths (b). If the differential signal pairs are not the same length, the logic switches to zero at different times. Consequently, as shown in Figure 13(b), a noise pulse will occur on the receiver.

![Figure 13. Differential Signal Pair Lengths on PCBs](image)
• Use radial bends, shown in Figure 14, if possible. A radial bend is the best option for PCB layout in a module.

![Figure 14. PCB Trace Layout with Radial Bends](image)

R > 5 W is required to keep the trace impedance unchanged. 45-degree chamfered corners have smaller discontinuity than right-angle bends.

6 Summary

For optical module transmitter applications, some reflection is inevitable because of the small laser impedance. A transfer circuit can be added between the laser driver and the TOSA to optimize the matching and improve the overall module performance.

Particular attention must also be paid to the PCB layout for optical designs. Improvements to the trace design and layout can significantly increase the system sensitivity and eye diagram output quality.

7 References

Unless otherwise noted, these documents are available for download from the TI website (www.ti.com).

• ONET8501PB product data sheet, Texas Instruments literature number SLLS910.
• ONET8501V product data sheet, Texas Instruments literature number SLLS837B.
• ONET1101L product data sheet, Texas Instruments literature number SLLS883.
• OKI 10-G DFB OL3356l_z25 product data sheet.
• NEC NX8346TB, NX8341, ADN2526, ADN2525 series product data sheet.
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal and regulatory requirements concerning such use. Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in automotive applications or environments unless the TI products are specifically designated by TI as automotive grade. Only products designated by TI as automotive grade meet automotive specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated for such use is solely at the Buyer's risk, and that they are solely responsible for compliance with all applicable laws and regulations in connection with such use.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Audio</td>
<td>Communications and Telecom</td>
</tr>
<tr>
<td>Amplifiers</td>
<td>Computers and Peripherals</td>
</tr>
<tr>
<td>Data Converters</td>
<td>Consumer Electronics</td>
</tr>
<tr>
<td>DLP® Products</td>
<td>Energy and Lighting</td>
</tr>
<tr>
<td>DSP</td>
<td>Industrial</td>
</tr>
<tr>
<td>Clocks and Timers</td>
<td>Medical</td>
</tr>
<tr>
<td>Interface</td>
<td>Security</td>
</tr>
<tr>
<td>Logic</td>
<td>Space, Avionics and Defense</td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Transportation and Automotive</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Video and Imaging</td>
</tr>
<tr>
<td>RFID</td>
<td>Wireless</td>
</tr>
<tr>
<td>RF/IF and ZigBee® Solutions</td>
<td></td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2011, Texas Instruments Incorporated