TUSB1042I, TUSB546A-DCI, TUSB1046A-DCI: Enabling DCI

ABSTRACT

Included in the TUSB1042I, TUSB546A-DCI and the TUSB1046A-DCI is an Intel proprietary closed-chassis debug interface called Direct Connect Interface (DCI). Because DCI is an Intel proprietary interface, this document will only focus on the TUSB1042I, TUSB1046A-DCI and TUSB546A-DCI hardware requirements needed to support DCI.

Contents

1 Introduction ................................................................................................................... 1
2 TUSBx46 DCI Requirements ....................................................................................... 2
3 DCI Support with an I²C Master Enabled PD Controller ........................................... 3
4 DCI support with a GPIO Only PD Controller ............................................................ 4
5 Example Software ........................................................................................................ 6

List of Figures

1 DCI Configuration with I²C Master Enabled PD Controller ........................................ 3
2 DCI Configuration with a GPIO Enabled PD Controller ............................................. 4

List of Tables

1 TUSBx46 DCI Requirements ....................................................................................... 2
2 GPIO Control to TUSBx46 Configuration Mapping .................................................... 4

Trademarks

All trademarks are the property of their respective owners.

1 Introduction

The TUSB1042I, TUSB546A-DCI and TUSB1046A-DCI is a Type-C linear redriver mux intended for Type-C source applications. The TUSB546A-DCI multiplexes between four DP1.4 lanes and USB3.1 Gen1 (5 Gbps) to a single Type-C receptacle. The TUSB1046A-DCI multiplexes between four DP1.4 lanes and USB3.1 Gen2 (10 Gbps) to a single Type-C receptacle. For the remainder of the document TUSBx46 notation will be used to describe TUSB1042I, TUSB1046A-DCI and TUSB546A-DCI.

The TUSBx46 support the Intel proprietary closed-chassis debug interface called Direct Connect Interface (DCI). When an Intel SVT Closed Chassis Adapter (SVTCCA or BSSB) is plugged into a properly designed USB-C system which uses the TUSBx46, the user can debug system issues like initial cold boot, suspend-state operation and survival, Reset-flows, and USB3 or IOSF path failures.
## TUSBx46 DCI Requirements

Table 1 details the requirements which must be met in order for DCI to function properly. All requirements listed in the table must be met.

<table>
<thead>
<tr>
<th>REQUIREMENT NO.</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>TUSBx46 must be enabled for I²C mode. I2C_EN (pin 17) must be either pulled up to 3.3 V through 1k (5%) resistor or left floating. 1 k resistor is required if I²C interface is at 3.3 V LVCMOS levels.</td>
</tr>
<tr>
<td>2</td>
<td>TUSBx46 RX1P/N and RX2P/N must be DC-coupled to USB-C receptacle. AC-coupling capacitor on RX1P/N or RX2P/N is not allowed.</td>
</tr>
<tr>
<td>3</td>
<td>TUSBx46 TX2P/N and TX1P/N must be AC-coupled to USB-C receptacle. AC-coupling capacitor in the range of 75 nF to 265 nF should be used.</td>
</tr>
<tr>
<td>4</td>
<td>TUSBx46 DCI_CLK (pin 32) must be connected to Intel PCH GPIO pin thru a 22-Ω (1%) series resistor. Place resistor as close to TUSBx46 as possible. The Intel PCH GPIO must be configured for 3.3 V LVCMOS levels.</td>
</tr>
<tr>
<td>5</td>
<td>TUSBx46 DCI_DAT (pin 29) must be connected to Intel PCH GPIO pin thru a 22-Ω (1%) series resistor. Place resistor as close to TUSBx46 as possible. The Intel PCH GPIO must be configured for 3.3 V LVCMOS levels.</td>
</tr>
<tr>
<td>6</td>
<td>TUSBx46 SSRXP/N must be AC-coupled to PCH’s USB3.1 Host SSRXP/N. AC-coupling capacitor in the range of 75 nF to 265 nF should be used.</td>
</tr>
<tr>
<td>7</td>
<td>TUSBx46 SSTXP/N must be AC-coupled to PCH’s USB3.1 Host SSTXP/N. AC-coupling capacitor in the range of 75 nF to 265 nF should be used.</td>
</tr>
<tr>
<td>8</td>
<td>The TUSBx46 supports a maximum DCI clock of 133 MHz. Intel SVT CCA clock frequency must be set to less than or equal to 133 MHz. The DCI clock frequency is controlled from the HostConfig.xml file located in the C:\Intel\DAL directory.</td>
</tr>
</tbody>
</table>
3 DCI Support with a I²C Master Enabled PD Controller

Figure 1 details the required connections to support DCI when using a I²C Master enabled PD controller. The figure does not detail the DisplayPort and AUX/SBU connections since these functions are not needed for DCI functionality. Refer to the TUSB1046A-DCI (SLLSF13) or TUSB546A-DCI (SLLSF14) datasheet for details on DisplayPort and AUX/SBU connections.

![Figure 1. DCI Configuration with I²C Master Enabled PD Controller](image-url)
4 DCI support with a GPIO Only PD Controller

The TUSBx46 must be enabled for \( \text{I}^2\text{C} \) Mode for DCI to operate (refer to requirement #1 in Table 1). There are some PD controllers, like the Texas Instruments TPS65982, which do not support \( \text{I}^2\text{C} \) master; and therefore, can only support GPIO mode. For systems which use this type of PD controller, another external MCU must be used to perform the required \( \text{I}^2\text{C} \) write transactions to the TUSBx46.

Figure 2 does not detail the DisplayPort and AUX/SBU connections since these functions are not needed for DCI functionality. Refer to the TUSB1046A-DCI (SLLSF13) or TUSB546A-DCI (SLLSF14) datasheet for details on DisplayPort and AUX/SBU connections.

The MCU monitors the three control signals (FLIP, USBEN, and DPEN) from the PD controller and update the TUSBx46 register 0xA as appropriate. Table 2 describes values written to the register based on state of the three control signals.

![Figure 2. DCI Configuration with a GPIO Enabled PD Controller](image-url)

**Table 2. GPIO Control to TUSBx46 Configuration Mapping**

<table>
<thead>
<tr>
<th>DPEN (CTL1) PIN</th>
<th>USBEN (CTL0) PIN</th>
<th>FLIP PIN</th>
<th>TUSBx46 Configuration</th>
<th>TUSBx46 Register 0x0A Bits 2:0</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>L</td>
<td>X</td>
<td>Power Down</td>
<td>3'b000</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>L</td>
<td>One Port USB 3.1 - No Flip</td>
<td>3'b001</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>H</td>
<td>One Port USB 3.1 – With Flip</td>
<td>3'b101</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>L</td>
<td>4 Lane DP - No Flip. Not applicable to TUSB1042i.</td>
<td>3'b010</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>H</td>
<td>4 Lane DP – With Flip. Not applicable to TUSB1042i.</td>
<td>3'b110</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>L</td>
<td>One Port USB 3.1 + 2 Lane DP. No Flip. Not applicable to TUSB1042i.</td>
<td>3'b011</td>
</tr>
<tr>
<td>DPEN (CTL1) PIN</td>
<td>USBEN (CTL0) PIN</td>
<td>FLIP PIN</td>
<td>TUSBx46 Configuration</td>
<td>TUSBx46 Register 0x0A Bits 2:0</td>
</tr>
<tr>
<td>----------------</td>
<td>-----------------</td>
<td>---------</td>
<td>-----------------------</td>
<td>-------------------------------</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>H</td>
<td>One Port USB 3.1 + 2 Lane DP–With Flip. Not applicable to TUSB1042I.</td>
<td>3'b111</td>
</tr>
</tbody>
</table>

Table 2. GPIO Control to TUSBx46 Configuration Mapping (continued)
5 Example Software

// TUSBx46 Example Code
// TUSBx46 7-
// bit I2C slave address is based on sampled state of pin 11 (SSEQ0/A0) and 14 (DPEQ0/A1).
//
typedef enum
{
    GENERAL_CTL = 0x0A,
    DP10EQ_SEL = 0x10,
    DP32EQ_SEL = 0x11,
    AUX_SNOOP_STATUS = 0x12,
    AUX_DPLANE_CTL = 0x13,
    TYPEC_EQ_SEL = 0x20,
    SSEQ_SEL = 0x21
} csr_TUSB_reg_t;

// Initialize TUSBx46 after power-up.
// EQ level 7 is chosen as a place holder. Customer should change value based on their system
// loss.
void TUSBx46_initialization (void)
{
    csr_write(GENERAL_CTL, 0x11); //USB3.1 only, Normal Orientation, and EQ_OVERRIDE enabled.
    csr_write(DP10EQ_SEL, 0x77); //EQ level 7 for both DP Lanes 0 and 1.
    csr_write(DP32EQ_SEL, 0x77); //EQ level 7 for both DP Lanes 2 and 3.
    csr_write(AUX_DPLANE_CTL, 0x00); //AUX Snoop enabled. DP lanes enabled/disabled based on
    //AUX snooped value.
    csr_write(TYPEC_EQ_SEL, 0x77); //EQ level 7 for both RX1 and RX2.
    csr_write(SSEQ_SEL, 0x07); //EQ level 7 for SSTX.
}

void TUSBx46_INTN_handler (void)
{
    if (TYPEC_STATE == USBONLY) //USB3.1 Only.
    {
        if (ORIENTATION == 0) // Normal Orientation
        {
            csr_write(GENERAL_CTL, 0x11); //USB3.1 only, Normal Orientation, and EQ_OVERRIDE
            enabled.
        }
        else //FLIP Orientation
        {
            csr_write(GENERAL_CTL, 0x15); //USB3.1 only, FLIP Orientation, and EQ_OVERRIDE enabled.
        }
    }
    else if (TYPEC_STATE == USBDP) // Both USB3.1 and 2 lanes of DP.
    {
        if (ORIENTATION == 0) // Normal Orientation
        {
            csr_write(GENERAL_CTL, 0x13); //USB3.1 and DP, Normal Orientation, and EQ_OVERRIDE
            enabled.
        }
        else //FLIP Orientation
        {
            csr_write(GENERAL_CTL, 0x17); //USB3.1 and DP, FLIP Orientation, and EQ_OVERRIDE
            enabled.
        }
    }
    else if (TYPEC_STATE == DPONLY) // 4 Lanes of DP.
    {
        if (ORIENTATION == 0) // Normal Orientation
        {
            csr_write(GENERAL_CTL, 0x12); //4 lanes of DP, Normal Orientation, and EQ_OVERRIDE
            enabled.
        }
    }
else //FLIP Orientation
{
    csr_write(GENERAL_CTL, 0x16); //4 lanes of DP, FLIP Orientation, and EQ_OVERRIDE enabled.
}

else //Unattached
{
    csr_write(GENERAL_CTL, 0x10); //Disabled, and EQ_OVERRIDE enabled.
}
return;
IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT. AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include, without limitation, TI's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated