ABSTRACT

The purpose of this application note is to highlight the benefits of LVDS over parallel, single-ended signaling, and to present design guidelines for designing LVDS and SerDes in industrial applications.

Contents

1 Introduction .......................................................... 1
2 LVDS Working Principles and Features ........................................... 2
3 EMI ........................................................................... 2
4 Data rate, Distance, and Cost/Convenience ............................................... 3
5 How to Use LVDS SerDes in Industrial Systems ........................................... 3
6 The LVDS SerDes Design Specifications .................................................. 6
7 Summary........................................................................ 7

List of Figures

1 LVDS Driver and Receiver .......................................................... 2
2 LVDS in Industrial Video Application .................................................. 4
3 LVDS SerDes in Industrial Video Application ........................................... 5
4 LVDS SerDes in LED Wall ............................................................. 6

List of Tables

Trademarks

All trademarks are the property of their respective owners.

1 Introduction

LVDS (Low Voltage Differential Signaling) is a differential signaling technology that uses very low amplitude signals (100mV~450mV) to transmit data through a pair of parallel PCB traces or balanced cables. The current and voltage amplitudes flowing through the two parallel differential signal lines are opposite. Noise is coupled onto both lines at the same time, but the receiving end only cares about the difference between the two signals so the noise is cancelled out. Since the electromagnetic fields around the two signal lines also cancel each other out, the differential signal transmission electromagnetic radiation is much smaller than the single-ended signal transmission electromagnetic radiation. In addition, the transmission standard adopts current mode to drive the output, so it does not generate peak signals caused by ringing and signal switching, and has good EMI (electromagnetic interference) characteristics.

Since LVDS technology reduces noise concerns, lower signal voltage amplitudes can be used. This feature is important because it makes it possible to increase the data transmission rate and reduce power consumption. Also, since the driver is a constant current source, power consumption will barely change with frequency, and the power consumption of a single channel is very low.

(1)
2 LVDS Working Principles and Features

Figure 1. LVDS Driver and Receiver

Figure 1 shows a diagram of LVDS operation. The driver consists of a constant current source (usually 3.5 mA) driving a pair of differential signal lines. There is high DC input impedance at the receiver (almost no current consumption), so almost all of the driver current will flow through a 100 Ω termination resistor to generate about 350 mV at the receiver input.

LVDS technology features include:
1. High-speed transmission capabilities up to 2 Gbps
2. Low voltage, low power consumption
3. Low noise radiation
4. Significant interference immunity due to differential signaling

LVDS has many benefits over traditional single-ended signaling topologies like parallel LVTTL/LVCMOS. The main benefits include EMI (electromagnetic interference) reduction, faster data rates, extended transmission distances, and cost/convenience.

3 EMI

Electromagnetic interference is a significant issue to overcome in industrial systems. A parallel interface with multiple parallel outputs can generate quite a bit of EMI due to the amount of cables needed, the length of the cables, and cross talk between the cables. The more parallel outputs being transmitted, the more apparent the EMI generation becomes. Additionally, high data rates increase EMI generation due to faster and sharper edge rates. This EMI generation is compounded with parallel LVTTL/LVCMOS interfaces since all of the lanes would see faster/sharper edge rates with increased data rates.

EMI generation is reduced in LVDS interfaces due to the differential aspect of the technology, and the fact that it reduces the amount of outputs being transmitted. The balanced, differential lines have two equal but opposite signals. The concentric magnetic fields radiated by each of the two conductors cancel a significant portion of the emissions each of the two lines would generate on their own.
For Generation 2 and Generation 3 LVDS SerDes (Serializer/Deserializer), another benefit is improved system reliability and reduced EMI with RBS (randomization, DC balancing, scrambling) coding. Static display images can include many of the same color bits – which can create DC wander and impact the signal quality along with creating EMI beats. The RBS encoding randomizes the data and scrambles bit positions to remove static patterns and ensure transitions, and then DC balances the signal to allow AC coupling of the link to provide isolation. The end result of this encoding is less jitter, and more spreading of the spectral content of the transmitted data for reduced EMI.

4 Data rate, Distance, and Cost/Convenience

Data rate is another benefit that LVDS has over LVTTL/LVCMOS, because data rate is very limited with parallel interfaces. As stated in Section 3, with many outputs being transmitted in parallel, the faster each signal travels, the more EMI is generated. Additionally, pair to pair skew, which significantly limits the distance the signals can travel, gets worse at faster data rates. With LVDS, the data rate is greater and the distance is extended by more than 10m. PCB design is also a lot easier since length matching consideration is reduced and there is more space to work with.

Using an LVDS interface significantly reduces the size of the PCB and connector compared to that of parallel LVTTL/LVCMOS. This reduces the cost of the entire system. Additionally, whenever maintenance is needed on these systems, the large amount of cables present in current systems that uses parallel interfaces, like LED walls for example, are difficult to debug. Also, space is limited in the area behind the LED wall so all repairs need to be done on the front side. This is not an issue with an LVDS interface since the amount of cables is reduced significantly, which makes maintenance easier and a lot more manageable.

5 How to Use LVDS SerDes in Industrial Systems

When devices exchange data, the traditional transmission standard is LVTTL, LVCMOS, or other single-ended interface standards. These communication methods are not only susceptible to interference, but their bandwidth (data transmission rate) also cannot be improved. If the user wants to increase the bandwidth, more data channels must be provided. This increases system costs, and increases complexity and introduces difficult synchronization schemes. However, if the LVDS standard is adopted, these problems can be effectively solved. To achieve this method:

- Use LVDS buffer differential design. The board-level, single-ended signal is connected using LVDS to ensure signal immunity and reliability. This scheme can improve interference immunity, as shown in Figure 2:
Figure 2. LVDS in Industrial Video Application

- Use LVDS SerDes design to convert parallel, single-ended signals on the board to a single twisted pair (STP) line to optimize product design. This design works for board-to-board, device-to-device links, and offers excellent interference immunity and a reduction in board size.
The DS92LV242x SerDes transmit and receive 24 bits of data and 3 control signals over a single twisted pair operating at up to 2.1 Gbps with embedded clock, something not feasible with traditional LVTTL. An LED wall is an example of an industrial application where use of LVDS SerDes benefits the design.

Figure 3. LVDS SerDes in Industrial Video Application
Figure 4 is a block diagram of a typical LED wall design. In this particular design, the recorder/divider board records and divides the input HDMI/DVI into 3 outputs and sends it to 3 separate transmission boards. The transmission boards then serialize the video data with the DS32ELX0421 serializer and send it to a DS32ELX0124 deserializer on the receiver board. The DS32ELX0421 deserializers are daisy chained so one serializer is connected to multiple deserializers by using the retimed output of the deserializer. In this example, that enables the use of 60 receiver boards.

The receiver boards then send the video data to the LED panel boards via SerDes. Each LED panel board has 1 DS92LV2422 deserializer, while each receiver board has 6 DS92LV2421 serializers. Since there are 60 receiver boards in this design, this means that there are 360 LED panel boards.

6 The LVDS SerDes Design Specifications

During the design process, consider these points:

- **EMI**
  - LVDS signal filters are designed primarily to address things such as clock signal and bus signal noise. RC filters should be added to the transmit side of the clock signal to minimize external radiated emissions. Differential signals should have common mode chokes to suppress common mode noise.
  - The signal interference-immune design is divided into fixed path interference and environmental interference.

- **Fixed Path**
  - The interference path is usually a power source or a signal line. Therefore, capacitors should be added so that the interference is shorted to ground.
• Environmental Interference
  – This interference is caused by electromagnetic radiation from external sources in the environment. Protective measures such as adding ferrite beads and capacitors are typically used to reduce the effects of this interference.

• To reduce crosstalk between single-ended signals and LVDS signals:
  – On the same PCB layer, single-ended signals need to be separated from the LVDS signals by at least 12 mm.
  – The distance between the two conductors of a differential line should be kept to a minimum to have maximum coupling of the magnetic field lines. A standard rule is to have the distance less than the thickness of the board and less than twice the width of one conductor.
  – The distance between two adjacent differential pairs should be greater than or equal to twice the distance between the two individual conductors of a single differential pair.

• Impedance matching
  – For impedance matching, the user should follow:
    • At least a 4-layer PCB board. One layer each for LVDS signals, LVTTL/CMOS signals, power, and ground. The power and ground layers should be used to isolate the LVDS layer from the LVTTL layer.
    • The LVDS drivers and receivers should be as close as possible to the connector.
    • Place a 4.7 \( \mu \)F or 10 \( \mu \)f capacitor close to the driver and receiver Vcc pins and take into account the matching of the signal operating frequency and the capacitor optimal operating frequency.
    • Place at least a 0.1 \( \mu \)F and a 0.001 \( \mu \)f capacitor close to each of the two driver or receiver Vcc pins.
    • The power and ground lines should be as wide as possible to reduce the power return impedance.

7 Summary

LVDS signal transmission and SerDes technology meet the needs of today's high-bandwidth, low-power transmission requirements. They have various benefits over traditional, single-ended transmission technologies like LVTTL. These include EMI reduction, increased data rate, size/space advantages, design complexity, transmission distance, etc. In industrial applications like LED walls, these advantages go a long way in helping to meet design requirements.

Due to their high-speed, low-voltage characteristics, design guidelines should be followed to address signal integrity issues. Practice has proved that following these design specifications can circumvent LVDS and SerDes design problems.
IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT. AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include, without limitation, TI's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated