Texas Instruments has developed the Array QFN for the next generation small form factor, high density, QFN type packaging solutions. The Array QFN package has the intrinsic ability to support challenging high density interconnect requirements within a small footprint without sacrificing performance. The array QFN package leverages manufacturing technology to support an integrated arrayed solution with superior thermal & electrical characteristics, thus enabling high-power, and high-frequency applications support.

**Note:** This application report is intended as a guide. Precise process development and experimentation are needed to optimize specific applications/performance.

Figure 1. Example 92-NLA Package Picture
Texas Instruments Array Quad Flat No Lead

Figure 2. Illustration 92-NLA Overview

The Array QFN Package maximum thickness is 1.00 mm. The package seating height will be dependent upon the solder paste volume as well influenced by the land pad design.

1 Packaging Handling

1.1 *ESD Protective Measures for IC Components*

Virtually all semiconductor devices can be subject to damage by an electrostatic discharge (ESD) event. While some devices can withstand tens of thousands of volts before damage, other devices can be damaged by much lower voltages. By utilizing proper precautions and controlled handling procedures customers can insure a higher level in reliability and quality in their end products.
1.2 MSL labeling

TI surface-mount products are tested for moisture sensitivity using industry testing procedures outlined in IPC/JEDEC J-STD-020D.1, JEDEC levels 1 through 6 define relative levels of moisture sensitivity with Level 1 denoting a package is not moisture sensitive.

By nature of their construction materials plastic IC packages absorb moisture from the surrounding environment; and its from this trapped moisteres conversion to steam during a reflow process that a failure from internal delamination in phenomenon called popcorning. It is also worthy that damage from this affect might not be visible with external inspection. It’s therefore highly recommended an inventory control program is in place controlling both floor life once a devices packing is opened as well a devices shelf life.

2 Manufacturing Considerations

2.1 Typical Board Mount / Assembly Process Flow

PCB – Land pattern design & pad plating requirements
Screen printing solder paste
Monitoring the solder paste volume (uniformity)
Package placement & mounting using standard SMT equipment
Inspection (X-ray) prior to reflow, insure placement accuracy review for defects (i.e. bridging, missing etc)
Solder reflow (optional: flux residue cleaning if required)
Inspection after reflow checking for defects

2.2 SMT Process

When attaching the array QFN’s exposed die pad and leads to a PCB it is paramount to achieve an optimal solder joint known to offer low resistance and high board level reliability while still achieving a high-yielding assembly process. A few key focus areas and their contributing factors are highlighted in Table 1

<table>
<thead>
<tr>
<th><strong>Table 1. Essentials for Assembly Quality</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Solder paste quality</strong></td>
</tr>
<tr>
<td><strong>Land Pattern / Stencil</strong></td>
</tr>
<tr>
<td><strong>PCB quality</strong></td>
</tr>
<tr>
<td><strong>Placement accuracy</strong></td>
</tr>
<tr>
<td><strong>Solder volume</strong></td>
</tr>
<tr>
<td><strong>Solder reflow profile</strong></td>
</tr>
<tr>
<td><strong>Inspection / Cleanliness of PCB</strong></td>
</tr>
</tbody>
</table>
2.3 Printed Circuit Board (PCB) Design Guidelines

One of the key efforts in implementing the Array QFN package is design of the land pad. The Array QFN has exposed pads at the package bottom. Electrical and mechanical connections between the component and PCB are normally made by soldering the part using screen printed solder paste and reflowing after placement. To ensure consistent solder joint geometries and superior reliability results it is essential the land pattern design considers the components exposed interconnection pattern.

2.4 PCB Design Recommendations

Generally printed board design and construction is a key factor in achieving high reliability. It is therefore advisable that selected PCB manufacturer meet solderability requirements within ANSI/J-STD-003, while additionally meeting manufacturing design requirement in IPC-2220 series plus IPC-7351 and/or for high frequency applications IPC-2141 & IPC-2251.

2.5 Land Pad Styles

![Land Pad Styles Diagram]

Although TI recommends NSMD (Non Solder Mask Defined) pads over SMD (Solder Mask Defined) pads when surface mounting the Array QFN, both types can be utilized. Benefits of NSDM include: allows tighter tolerance on copper etching, improved routing while providing a larger solderable area and edges free from solder mask, thus providing improved solder-joint reliability thought a higher wettable surface area with a decreased stress rate within the solder joints. When routing signals between periphery pads the trace should be centered in order to maximize solder mask coverage for board fabrication purposes.

IPC-7351 is one of the industry standard guidelines for developing PCB pad patterns. Because the Array QFN is a newer package style, this application report is intended as a guide and should be used in combination with applicable IPC design standards while designing an optimum PCB land pattern for devices application and board type being used.
2.6 Land Pattern Design Recommendations

Notes:
1. 0.075 wide trace normally too narrow for outer layers.
2. Customers should determine their applications required electrical spacing requirements. Optimally spacing ≥0.05 will improve shorting potential.
3. Customers should contact their board fabrication site for recommended solder mask tolerances, recommended via sizes, and via tenting recommendations for vias placed in thermal pad.
4. If microvias are placed inside solder pads it’s recommended that flatness be controlled else issues may arise with solder voiding.
5. Variations in thermal pad dimensions may exist between (device) part numbers. The exposed thermal pad sizes can be confirmed within the product data sheet.
2.7 Thermal Via Use in Array QFN Designs

In order to effectively transfer heat from the top metal layer of the PCB to the inner or bottom layers, thermal vias are recommended to be incorporated into the thermal pad design. The number of thermal vias will depend on the application, power dissipation, and electrical requirements. For temperature-critical applications via pitches down to 1mm can be used & vias may be filled or plugged.

Vias filled or plugged help prevent solder loss and protrusions. This often produces the best thermal performances but is not necessary or recommended due to increased PCB cost and because solder tends to wet the upper surface area prior to filling the vias.

Solder mask tenting is optional & if used top side is recommended to eliminate the risk of solder loss or protrusions thru via onto the opposite side of the PCB. Trials have shown that via tenting from the top is less likely to produce voids between the exposed pad and PCB pad when compared to via tenting from the bottom.

For this specific design TI is recommending a 0.3 mm diameter drill size to limit or control solder loss. Thermal vias should interconnect to an internal ground plane.

2.8 Pad Surfaces

Solder pads must have good wettability to the soldering material (solder paste) selected for the application. Application should utilize a well proven pad finish for SMT assembly, and especially on fine pitch applications were quality of the plating finish increases in importance in relation to board overall reliability performance.

3 Solder Stencil

The function of the stencil is to deposit the correct amount of solder on the PCB and the volume of printed solder is determined by stencil openings, stencil thickness and actual amount of solder released. IPC7525 is an industry guideline for stencil design and for this application stencil thickness can be between 100-125um thick with 125um preferred. Stencil design perimeters are determined by the exposed metal feature sizes and both aspect & area ratios to insure consistent solder release to PCB.

To ensure a uniform and high solder paste transfer to the PCB, laser cut (mostly made from stainless steel) or electroformed stencils (Nickel) should be preferred. Rounding the corners of the apertures (radius ~50 μm) combined with a Trapezoidal Aperture design (smaller at top) are supportive in ease of paste release by reducing the solders surface tension additionally 5% under to 8% over print have been used without issues.
3.1 Stencil Design – determining Aspect & Area Ratios

Basic concept: Aspect ratio (W/T, 2R/T) > 1.4, Area Ratio (W/4T, R/2T) > 66%.

3.1.1 Array QFN Stencil Design Recommendations:

Stencil Configuration Best Practices
- Stencil should include a trapezoidal type aperture where bottom opening is between 25 to 50 micron larger than the top to insure ease of solder release
- Laser cut electro-polished or electroformed stencil is preferred
- No sharp corners, all corners rounded
- Designed to match land pattern
- Stencil 100-125um thick
- Placement accuracy 50um
- Optimized aperture design to insure reliable solder release
- Goal is to achieve an optimum barrel solder joint at pins while avoiding or minimizing voids

3.2 Solder Paste

A “no clean” solder paste Type 4 (20 to 38 um particle size or finer), SAC305 type, is preferred for surface mounting the array QFN to the PCB this is due to its packages low standoff and stencils small pad openings. Solder is sensitive to age, temperature, humidity, and other environmental conditions, as well consistency in volume printed thus controls must be put in place for its use to insure product stability and reliability.
3.3 Component Placement

Array QFN packages can be placed using standard pick and place equipment. Component pick and place systems are composed of a vision system that recognizes and positions the component and a mechanical system which physically performs the pick and place operation. Two commonly used types of vision systems: (1) a vision system operates via package silhouette and (2) a vision system that locates individual features within the packages construction. Both methods are valid when used in placing the array QFN. Inherently machines used for finer pitch placement and optimize lighting have a higher resolution / accuracy and thus are recommended for array QFN mounting. Additionally component placement using either force $\leq 3$N or by using component thickness $+0.05$mm have shown to work effectively without issue.

3.4 Reflow Profile

TI recommends following the solder paste supplier's recommendations to optimize flux activity and to achieve proper melting temperatures of the alloy within the guidelines of J-STD-20. TI prefers parts to be processed with the lowest peak temperature possible while also remaining below the components peak temperature rating as listed on the MSL label. The exact temperature profile would depend on several factors including maximum peak temperature for the component as rated on the MSL label, Board thickness, PCB material type, PCB geometries, component locations, sizes, densities within PCB, as well solder manufactures recommended profile, and capability of the reflow equipment to as confirmed by the SMT assembly operation. It is therefore recommended a localized temperature profile be captured using remote sensing for each array QFN application to insure correct reflow curve is applied.

3.4.1 Example Reflow Temperature Profile

Profile illustrated below is from a single side mounted 8 layer test board (see notes above)

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ramp Up 1(25~150C)</td>
<td>Pre-Heat (155~165C)</td>
<td>Ramp Up (200C~Peak)</td>
<td>Reflow Time (Above 220C)</td>
<td>Peak Temperature</td>
<td>Cooling Down (Peak ~25C)</td>
</tr>
<tr>
<td>Spec.</td>
<td>&lt;1.2C/Sec</td>
<td>60~90 Sec</td>
<td>&lt;1 C/Sec</td>
<td>60~90 Sec</td>
<td>230~255C</td>
</tr>
</tbody>
</table>
The standard board mount assembly flow can be used for Array QFN without any problem. It is very important to include the solder print inspection and post reflow inspection, especially during the process development. The solder paste volume should be around 90% of the stencil aperture volume for a good paste release. After reflow, the mounted package should be inspected using x-ray for voids, solder balling, solder bridge or other defects. Cross section may be required to determine the solder joint integrity.

A typical reflow profile for No Clean solder paste is shown in section 4.4.1 since the actual reflow profile depends on the solder paste being used coupled with the board density and equipment utilized, TI does not recommend a specific profile. The profile illustrated above is only to be used as reference; TI recommends customers contact their solder manufacturer for suggested temperature profile for their specific application.
7.0 Reference Document
7.1 IPC-T-50 Terms and Definitions
7.2 IPC-SM-7351A or -782 Land Pattern Design
7.3 IPC-A-610 Assembly Acceptability
7.4 IPC-7711 Rework of Electronic Assemblies
7.5 JEDEC-020D MSL
7.6 JEDEC-033 MSL
7.7 JEDEC-22-B102 Solderability
7.8 JEDEC-22-B104 TCT Test
7.9 JEDEC-22-B111 Drop Test
7.10 JEDEC-22-B113 Bending Test
7.11 EIA/JESD-2 & -7 Thermal Performance Test
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

| Audio | www.ti.com/audio |
| Amplifiers | amplifier.ti.com |
| Data Converters | dataconverter.ti.com |
| DLP® Products | www.dlp.com |
| DSP | dsp.ti.com |
| Clocks and Timers | www.ti.com/clocks |
| Interface | interface.ti.com |
| Logic | logic.ti.com |
| Power Mgmt | power.ti.com |
| Microcontrollers | microcontroller.ti.com |
| RFID | www.ti-rfid.com |
| OMAP Applications Processors | www.ti.com/omap |
| Wireless Connectivity | www.ti.com/wirelessconnectivity |

Applications

| Automotive and Transportation | www.ti.com/automotive |
| Communications and Telecom | www.ti.com/communications |
| Computers and Peripherals | www.ti.com/computers |
| Consumer Electronics | www.ti.com/consumer-apps |
| Energy and Lighting | www.ti.com/energy |
| Industrial | www.ti.com/industrial |
| Medical | www.ti.com/medical |
| Security | www.ti.com/security |
| Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Video and Imaging | www.ti.com/video |
| TI E2E Community | e2e.ti.com |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated