ABSTRACT

One of the microcontroller interfacing options available for the TRF7960 is the SPI with SS*. This is also known as 4-wire hardware SPI mode. The TRF7960 device acts as the slave device and the microcontroller or DSP is the master in this configuration.

Contents

1 TRF7960 - SPI With SS* Mode Errata ................................................................. 2
1.1 SCLK Polarity Switch ................................................................................... 3
1.2 IRQ Status Register Read ........................................................................... 4
1.3 Direct Command Processing ....................................................................... 5
1.4 Initialization of Derivative Registers .......................................................... 7
1.5 Transmitting One Byte Through the FIFO ................................................ 7
1.6 Extra Dummy Bytes on RX ......................................................................... 8
1.7 Timing Conditions for MOSI With Respect to S_CLK ................................. 9

Trademarks

Tag-it is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
TRF7960 - SPI With SS* Mode Errata

1 TRF7960 - SPI With SS* Mode Errata

It is important to note that there are some nonstandard conditions when the TRF7960 is operated in the SPI mode. Table 1 lists these conditions and the software patches to work around them.

Table 1. Nonstandard Conditions

<table>
<thead>
<tr>
<th>Condition</th>
<th>Software Fix</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCLK clock polarity switch needed when read operation (single or continuous) is executed.</td>
<td>Firmware fix to switch clock polarity between writes and reads (see Section 1.1).</td>
</tr>
<tr>
<td>IRQ Status register is not automatically cleared after reading.</td>
<td>Dummy read is needed to clear the contents of IRQ status register and hence drive the IRQ pin low (see Section 1.2).</td>
</tr>
<tr>
<td>All stand-alone (single-byte) direct commands need additional clock cycle to work. An example is the slot markers (EOF) for ISO 15693 do not work in SPI mode.</td>
<td>All direct command functions need to have this additional SW fix. Direct commands like “Transmit Next Slot” needs to have additional SCLK cycle before SS* goes high (see Section 1.3).</td>
</tr>
<tr>
<td>Some of the registers (RX wait time, RX no response wait time) do not take default values when the appropriate protocol is chosen in the ISO control register.</td>
<td>Manually program these defaults again in the initialization routine (see Section 1.4).</td>
</tr>
<tr>
<td>Transferring one byte through the FIFO.</td>
<td>Split the command (See Section 1.5).</td>
</tr>
</tbody>
</table>

The serial interface is in reset while the SS* signal is high. Serial Data-In (MOSI) changes on the falling edge, and are validated in the reader on the rising edge (see Figure 1). Communication is terminated when SS* signal goes inactive (high). All words must be 8 bits long with the MSB transmitted first.

![Figure 1. Serial - SPI Interface Communication (Write Mode)](image-url)
### 1.1 SCLK Polarity Switch

The SPI read operation is shown in Figure 2 below.

**Write Mode**
- CKPH = 1 CKPL = 0 (MSP430)
- Data Transition – SCLK Falling Edge
- MOSI Valid – SCLK Rising Edge

**Read Mode**
- CKPH = 0 CKPL = 0 (MSP430)
- Data Transition – SCLK Rising Edge
- MISO Valid – SCLK Falling Edge

---

**Figure 2. Serial - SPI Interface Communication (Read Mode)**

The read command is sent out on the MOSI pin, MSB first in the first 8 clock cycles. MOSI data changes on the falling edge, and is validated in the reader on the rising edge (see Figure 2). During the write cycle the serial data out (MISO) is not valid. After the last read command bit (B0) is validated at the 8th rising edge of SCLK, after half a clock cycle, valid data can be read on the MISO pin at the falling edge of SCLK. It takes 8 clock edges to read out the full byte (MSB first).

**NOTE:** When using the hardware SPI (for example, a MSP430 hardware SPI) to implement the above feature, care must be taken to switch the SCLK polarity after write phase for proper read operation. The example clock polarity for the MSP430-specific environment is shown in the box above. Refer to the USARTSPI chapter for any specific microcontroller family for further information on the setting the appropriate clock polarity.

This clock polarity switch NEEDS to be done for all read (single, continuous) operations.

The MOSI (serial data out) should not have any transitions (all high or all low) during the read cycle. Also, the SS* should be low during the whole write and read operation.
The clock polarity switch is illustrated by the following pseudo code. This code refers specifically to the MSP430 platform. See the data sheet of the relevant microcontroller for your design.

```c
*pbuf = (0x40 | *pbuf); // address, read, single
*pbuf = (0x5f &*pbuf); // register address
while (!(IFG2 & UCB0TXIFG)); // USCI_B0 TX buffer ready?
UCB0TXBUF = *pbuf; // Previous data to TX, RX
//while (!(IFG2 & UCB0RXIFG));
temp=UCB0RXBUF;
UCB0CTL1 |= UCSSRST;
UCB0CTL0 &= ~UCSPH; // switch clock polarity for read
UCB0CTL1 &= ~UCSSRST;
SPIStartCondition(); // SCLK High/Low to complete the cycle
P3SEL |= BIT3;
while (!(IFG2 & UCB0TXIFG)); // USCI_B0 TX buffer ready?
UCB0TXBUF = 0x00; // Receive initiated by a dummy TX write???

while (!(IFG2 & UCB0RXIFG));
_NOP();
_NOP();
*pbuf = UCB0RXBUF;
pbuf++;
length--;
UCB0CTL0 |= UCSPH; // revert to original clock polarity
```

Figure 3 shows the continuous read operation.

### Continuous Read Operation

![Continuous Read Operation Diagram](image)

**Figure 3. SPI Interface Communication (Continuous Read Mode)**

#### 1.2 IRQ Status Register Read

**NOTE:** Special steps are needed when you read the TRF796x IRQ status register (register address 0x0C) in SPI mode. The status of the bits in this register are cleared after a "dummy read". The following steps need to be followed when reading the IRQ status register.
1. Write in command 0x6C: read 'IRQ status' register in continuous mode (8 clocks).
2. Read out the data in register 0x0C (8 clocks).
3. Generate another 8 clocks (as you were reading the data in register 0x0D) but ignore the MISO data line.

This is shown in Figure 4.

Special Case – IRQ Status Register Read

Figure 4. SPI Interface Communication (IRQ Status Register Read)

1.3 Direct Command Processing

Table 2 lists the direct commands supported by the TRF7960 and TRF7961.

Table 2. Command Codes

<table>
<thead>
<tr>
<th>Command Code (hex)</th>
<th>Command</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Idle</td>
<td></td>
</tr>
<tr>
<td>03</td>
<td>Software initialization</td>
<td>Software initialization, same as power on reset</td>
</tr>
<tr>
<td>0F</td>
<td>Reset FIFO</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>Transmission without CRC</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>Transmission with CRC</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>Delayed transmission without CRC</td>
<td>EPC</td>
</tr>
<tr>
<td>13</td>
<td>Delayed transmission with CRC</td>
<td>EPC</td>
</tr>
<tr>
<td>14</td>
<td>Transmit next time slot</td>
<td>ISO15693, Tag-it™</td>
</tr>
<tr>
<td>16</td>
<td>Block receiver</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>Enable receiver</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>Test internal RF (RSSI at RX input with TX off)</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>Test internal RF (RSSI at RX input with TX on)</td>
<td></td>
</tr>
</tbody>
</table>
Table 3 lists the direct commands that need the software fix when using SPI with SS* mode. These are the direct commands that are executed stand-alone (direct commands with just one byte).

<table>
<thead>
<tr>
<th>Direct Command</th>
<th>Command Code</th>
<th>Need Dummy Clock</th>
</tr>
</thead>
<tbody>
<tr>
<td>Idle</td>
<td>0x03</td>
<td>Yes</td>
</tr>
<tr>
<td>Software initialization</td>
<td>0x00</td>
<td>Yes</td>
</tr>
<tr>
<td>Reset FIFO</td>
<td>0x0F</td>
<td>Yes</td>
</tr>
<tr>
<td>Transmit next time slot</td>
<td>0x14</td>
<td>Yes</td>
</tr>
<tr>
<td>Block receiver</td>
<td>0x16</td>
<td>Yes</td>
</tr>
<tr>
<td>Enable receiver</td>
<td>0x17</td>
<td>Yes</td>
</tr>
<tr>
<td>Test internal RF</td>
<td>0x18</td>
<td>Yes</td>
</tr>
<tr>
<td>Test external RF</td>
<td>0x19</td>
<td>Yes</td>
</tr>
<tr>
<td>Transmit without CRC</td>
<td>0x10</td>
<td>No</td>
</tr>
<tr>
<td>Transmit with CRC</td>
<td>0x11</td>
<td>No</td>
</tr>
<tr>
<td>Delayed transmit without CRC</td>
<td>0x12</td>
<td>No</td>
</tr>
<tr>
<td>Delayed transmit with CRC</td>
<td>0x13</td>
<td>No</td>
</tr>
</tbody>
</table>

It is recommended to have this software fix written as part of a direct command function. An example of a direct command is the slot markers (EOF) for ISO 15693. This will not work in SPI mode.

This is solved by a software fix by implementing the direct command (for example transmit next slot”) in one of two ways:

1. Have an additional SCLK cycle (low/high) before SS* goes high.
   or
2. Send a dummy TX write (8 SCLK cycles) before SS* goes high.

This is shown in the diagram below.

Any one of the three dummy clock options work.

0x8F FIFO Reset

The pseudo code shown below in the DirectCommand function implements a SCLK low/high/low transition.
1.4 Initialization of Derivative Registers

Some of the registers (RX wait time, RX no response wait time) do not take default values when the Tag-it™ protocol is chosen in the ISO control register. This is solved by manually programming the timing related registers in the Initialization routine as shown in the pseudo code of the TIInventoryRequest function below.

```
SlaveSelectLOW; //Start SPI Mode
*pbuf = (0x80 | *pbuf); /* command */
*pbuf = (0x9f & *pbuf); /* command code */
while (!(IFG2 & UCB0TXIFG)); // USCI_B0 TX buffer ready?
UCB0TXBUF = *pbuf; // Previous data to TX, RX

// while (!(IFG2 & UCB0RXIFG));
temp=UCB0RXBUF;
SPIStartCondition(); //SCLK Low/High cycle implemented
SlaveSelectHIGH; //Stop SPI Mode
P3SEL |= BIT3; //Revert Back
```

It is also recommended that the modulator and system clock register (register 0x09) be re-initialized when the inventory request (15693) or REQB (14443B) or REQA (14443A) is issued.

1.5 Transmitting One Byte Through the FIFO

When transmitting one byte to the TRF7960 using SPI with SS* mode, a special firmware fix is needed. This method involves splitting the writes into two operations as shown in the pseudo code below.

```
buf[0] = 0x8f;
buf[1] = 0x91;
buf[2] = 0x3d;
buf[3] = 0x00;
buf[4] = 0x10;
RAWwrite(&buf[0], 5);
buf[5] = 0x3F;
buf[6] = "one byte data to be transmitted";
buf[7] = 0x00;
RAWwrite(&buf[5], 3);
```

Each RAW Write function takes the SS low and high. Please refer to the TRF7960 firmware for definition of RAWwrite function. (file name parallel.c)
1.6 Extra Dummy Bytes on RX

A specific condition can cause the TRF7960 to output two additional dummy bytes of data when reading the FIFO after an RX operation. This occurs when the MOSI line is left high after issuing the direct command to continuous read from the TRF7960 FIFO. The MOSI line can left high due to not properly resetting the SPI module while changing the SCLK polarity for the read operation. Figure 5 shows the root cause of this output.

Figure 5. Screenshot With Root Cause

To fix this, ensure the SPI module is properly reset in the MCU when toggling the SCLK polarity between read and write operations. This should force the MOSI line back low and resolve the issue. Figure 6 shows the updated firmware, and Figure 7 shows the signals after correction.

Figure 6. Screenshot of Adjusted Firmware
Timing Conditions for MOSI With Respect to S_CLK

When in SPI mode, MOSI should be able to rise or fall independent of S_CLK as long as SPI timing requirements are met. However, while in SPI mode, if MOSI has a falling edge before the end of a high period of S_CLK, then the device treats it as a parallel mode stop condition and does not register the data. This behavior occurs only when S_CLK and MOSI are high and the state of MOSI changes from logic high to logic low before the state of S_CLK change from logic high to logic low (see Figure 8).
Communication is terminated by the parallel mode Stop condition when MOSI data changes during a high SCLK period.

In use cases where SPI is not naturally synchronized, the workaround is to add software guards to prevent MOSI from changing state before S_CLK.

**Figure 8. Parallel Mode Stop Condition**
## Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from May 31, 2017 to November 27, 2018

<table>
<thead>
<tr>
<th>Changes</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Added Section 1.7, Timing Conditions for MOSI With Respect to S_CLK</td>
<td>9</td>
</tr>
</tbody>
</table>

---

---