Minimizing TRF7964A and TRF7970A Current Use During Power-Down Mode

Alexander Kozitsky

MCU Safety and Security Applications

ABSTRACT

NFC/RFID applications that are battery powered, such as digital door locks or portable terminals, need to conserve as much power as possible in sleep mode to extend battery life. Because the TRF7964A or TRF7970A NFC/RFID transceiver generally spends a majority of its time in power-down mode in these applications, optimizing current consumption while in this mode is very important.

This application report provides recommendations on circuit and firmware design to reduce current consumption in power-down mode for the TRF7970A and TRF7964A devices. Various designs are considered, and they are analyzed based on their current consumption. This application report is particularly targeted for dual-voltage systems that are powered by battery and where in power-down mode EN2 is needed to be high.

Contents
1 Introduction ................................................................. 2
2 Current Design Analysis .................................................. 2
3 Low-Voltage MCU System ............................................... 2
   3.1 Pulldown Resistors .................................................. 3
   3.2 Possible Nonideal Multiple Power Source Design .......... 4
   3.3 Slave Select (SS) Pulled-Up Design .......................... 5
   3.4 TRF7964A or TRF7970A Sharing the SPI Bus .............. 6
   3.5 Recommended Multiple Power Source Design ............. 7
   3.6 Recommended Voltage Levels in Power-Down Mode (EN = Low and EN2 = High) ........ 8
   3.7 Timings Section ...................................................... 8
   3.8 Power Measurements ............................................. 8
4 Conclusion ................................................................. 9
5 Schematics ...................................................................... 9

List of Figures
1 TRF7964A or TRF7970A I/O Impedance During EN = 0 .......... 3
2 TRF7964A or TRF7970A I/O_1 and I/O_2 Connected to a Power Supply ........................................ 4
3 Slave Select Pulled High .............................................. 5
4 Example Case of Nondigital Voltage on MCU I/O .................. 6
5 Recommended Design ................................................... 7
6 Sleep and Wake Timings ................................................ 8
7 Schematic ................................................................. 10

List of Tables
1 Suggested States of TRF7964A or TRF7970A I/O Bus During Power-Down Mode .................. 8
2 System Current Consumption ......................................... 8

Trademarks
MSP430 is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
1 Introduction

The key points that are addressed in this application report focus on obtaining the best power performance. The examples included in this report use the MSP430F2370 and the TRF7964A. There should not be any significant changes for the TRF7970A.

The bus communication between the MCU and the TRF7964A or TRF7970A is SPI with Slave Select (SS) in this document. The parallel bus interface is not analyzed.

2 Current Design Analysis

The TRF7970A EVM has the I/O_1 and I/O_2 pins pulled high with a 10-kΩ resistor on each pin, selecting the SPI with SS mode (along with I/O_0 being connected to ground (GND). These pullups are sourced from the VDD_X supply. VDD_X supply is not powered when EN = 0. Thus, these two I/O pins slowly turn off as the VDD_X power decays. Refer to the TRF7970A EVM schematic in Section 5 for details.

When putting the TRF7964A or TRF7970A into power-down mode, as long as Slave Select (SS) and MOSI are driven low immediately, the resulting configuration is current efficient while in sleep mode (the MSP430™ MCU and the TRF7964A or TRF7970A devices consume less than 1 µA).

However, there are systems where the MCU and TRF7964A or TRF7970A are supplied by different voltage sources. For example, in a battery-powered system, the TRF7964A or TRF7970A may be powered by 3.3 V and the MCU by 2.8 V. This configuration requires a different design for the system to operate with low power, because the lower power rail would always be on, even when EN = 0.

3 Low-Voltage MCU System

When the MCU is running at a different voltage than the TRF7964A or TRF7970A, generally this means that VDD_X must be decoupled from the VDD_I/O pin. This is necessary because VDD_X sources up to 3.4 V when EN = 1. Because the MCU in this example is a low-voltage powered one, (in this case 2.8 V), this can exceed the absolute maximum voltage allowed by the MCU on the GPIOs that are being driven by the TRF7964A or TRF7970A device (MISO, IRQ).

This VDD_X voltage can be changed to a compatible voltage for the MCU by configuring the Regulator and I/O Control Register (TRF7964A or TRF7970A register 0x08). However, during the initial configuration, the MCU is exposed to the higher voltage. If the MCU can tolerate the higher voltage, then the current EVM design can be used with its low sleep currents, in this multiple power source scenario.
### 3.1 Pulldown Resistors

44-kΩ pulldowns on the TRF7964A or TRF7970A I/O pins are activated in two modes:

1. When EN = 0 and EN2 = 1. This mode is mainly used to continue to output a clock from the TRF7964A or TRF7970A for running an MCU when TRF7964A or TRF7970A operation is not needed.

2. When EN2 = 0 and there is a transition of EN = 1 to EN = 0. These pulldown resistors are activated until the VDD_A rail falls below approximately 1 V. This transition time is 0.8 to 0.9 seconds. After this time, the pulldown resistors are deactivated and the I/Os are high-impedance. I/O_0 to I/O_7, DATA_CLK, and IRQ are high-impedance after the VDD_A rail has discharged.

![Diagram of TRF7964A or TRF7970A I/O Impedance During EN = 0](image)

**Figure 1. TRF7964A or TRF7970A I/O Impedance During EN = 0**
3.2 Possible Nonideal Multiple Power Source Design

Figure 2 shows a design that draws extra current when in power-down mode (PDM) as compared to the previous example. The reason is that the TRF7964A or TRF7970A I/Os are pulled down by 44-kΩ resistors internally when the device enters PDM (EN = 0, EN2 = 1) see Figure 1). Because I/O_1 and I/O_2 are connected to a constantly driven power rail in this example, there is current drawn from the power-rail through these pulldown resistors.

Therefore, it is important to make sure that these I/Os are high-impedance or are driven to ground to achieve the lowest current consumption possible.

Figure 2. TRF7964A or TRF7970A I/O_1 and I/O_2 Connected to a Power Supply
3.3 Slave Select (SS) Pulled-Up Design

When slave select (SS) is pulled high (see Figure 3), there is a certain disadvantage. With SS pulled high, when \( EN = 0 \) and \( EN2 = 1 \), there is current through the SS pullup through the internal pulldowns on the TRF7964A or TRF7970A.

As long as the EN and EN2 pins are pulled low, the SS pullup should not be required. If SS is high when EN goes high, the TRF7964A or TRF7970A can power up safely.

If the SS pullup design is used, it is recommended to have the MCU drive the SS line low, instead of to high impedance, to prevent extra current being lost (see Figure 4).

---

![Figure 3. Slave Select Pulled High](image-url)

---
3.4 **TRF7964A or TRF7970A Sharing the SPI Bus**

There are some considerations needed if it is desired for the TRF7964A or TRF7970A to share a SPI bus.

1. **EN = 0 and EN2 = 1**: In this mode, the pulldown resistor is continually active. Therefore, some power is lost on the SPI bus.
2. **EN = 0 and EN2 = 0**: In this mode, the pulldown resistors are active for almost a second. Waiting until the pulldown resistors are deactivated is generally not a viable option when the time is approximately a second, so this mode is very similar to the first one.

It is possible for the TRF7964A or TRF7970A to share the SPI bus with another device. The TRF7964A or TRF7970A must be disabled (EN = 0) when the communication with the other device occurs. Because each of the I/O lines on the TRF7964A or TRF7970A is pulled low when EN = Low, the system incurs extra current on every high level of the MOSI, MISO, and DATA_CLK signals. The current loss per pin is:

\[
\text{Current Loss} = \frac{\text{MCU Voltage}}{44 \text{ k}\Omega}
\]

For example: \(2.8 \text{ V} / 44 \text{ k}\Omega = 64 \mu\text{A}\)

This is for a high level on a single line. When the SPI signal is low, no extra current is consumed.

![Figure 4. Example Case of Nondigital Voltage on MCU I/O](image-url)
3.5 Recommended Multiple Power Source Design

In Figure 5, VDD_I/O can be powered constantly with no extra current loss in total power-down mode. The reason it is recommended to have the I/O pins connected to an MCU is that they can be set low when the TRF7964A or TRF7970A EN = Low. This conserves current.

Also having control over EN2 is essential to a proper power up (for the TRF7964A or TRF7970A). See the TRF7964A data sheet or the TRF7970A data sheet for more information.

**Figure 5. Recommended Design**
3.6 **Recommended Voltage Levels in Power-Down Mode (EN = Low and EN2 = High)**

Table 1 shows the recommended settings for the TRF7964A or TRF7970A I/O bus.

<table>
<thead>
<tr>
<th>I/O Pin</th>
<th>State</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>MISO, MOSI</td>
<td>Low or Hi-Z(1)</td>
<td></td>
</tr>
<tr>
<td>(I/O_6, I/O_7)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DATA_CLK</td>
<td>Low or Hi-Z(1)</td>
<td></td>
</tr>
<tr>
<td>SS (I/O_4)</td>
<td>Low or Hi-Z(1)</td>
<td>Hi-Z may draw extra current with a pullup resistor</td>
</tr>
<tr>
<td>I/O_0, I/O_1, I/O_2</td>
<td>Low or Hi-Z(1)</td>
<td></td>
</tr>
</tbody>
</table>

(1) There are no current differences between having the I/O bus driven low or set to high-impedance, except in the case with SS pulled high.

3.7 **Timings Section**

Bus sharing during TRF7964A or TRF7970A power-down state causes a slight increase in current due to the 44-kΩ pulldown resistors active on the bus.

For the power-up sequence, SS must be high before the EN signal is set high (see Figure 6). When EN2 is high and EN0 is low, the pulldown resistors are activated. However, in the same case, when EN2 is low, the pulldown resistors are active for approximately one second, until the voltage decays on VDD_A. During this time, current is drawn from any high-level signals on I/O_0 to I/O 7, DATA_CLK, and IRQ.

![Figure 6. Sleep and Wake Timings](image)

3.8 **Power Measurements**

Table 2 summarizes an example case in which the TRF7964A or TRF7970A is powered by 3.3 V and the MCU is powered by 2.8 V. The pullup that is used in this example is 100 kΩ.

In Table 2, the state and current measurements are after EN and EN2 are low.

<table>
<thead>
<tr>
<th>VDD_I/O During Power Down (V)</th>
<th>SS Pullup</th>
<th>SS Drive</th>
<th>MOSI, MISO, DATA_CLK</th>
<th>I/O_0, I/O_1, I/O_2</th>
<th>TRF7964A or TRF7970A 3.3-V Rail Current (µA)</th>
<th>MSP430 MCU 2.8-V Rail Current (µA)</th>
<th>Additional Information</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.8</td>
<td>No pullup</td>
<td>Low</td>
<td>All Low</td>
<td>&lt;1</td>
<td>&lt;1</td>
<td>Section 3.5</td>
<td>Section 3.5</td>
</tr>
<tr>
<td>Hi-Z</td>
<td>No pullup</td>
<td>Low</td>
<td>All Low</td>
<td>&lt;1</td>
<td>&lt;1</td>
<td>Section 3.5</td>
<td>Section 3.5</td>
</tr>
<tr>
<td>2.8</td>
<td>100 kΩ to 2.8 V</td>
<td>Low</td>
<td>All Low</td>
<td>&lt;1</td>
<td>29</td>
<td>Section 3.3</td>
<td>Section 3.3</td>
</tr>
<tr>
<td>2.8</td>
<td>100 kΩ to 2.8 V</td>
<td>Hi-Z</td>
<td>All Low</td>
<td>&lt;1</td>
<td>26(1)</td>
<td>Figure 4</td>
<td>Section 3.2</td>
</tr>
<tr>
<td>2.8</td>
<td>100 kΩ to 2.8 V</td>
<td>High</td>
<td>I/O_1 and I/O_2 pulled high by 10 kΩ to 2.8 V</td>
<td>&lt;1</td>
<td>166(1)</td>
<td>(partially)</td>
<td>(partially)</td>
</tr>
</tbody>
</table>

(1) Care must be taken before deciding to set this pin to Hi-Z when an SS pullup is used, because an intermediate external voltage level that can cause extra current leakage by the input circuitry (see Figure 4).
4 Conclusion

This application report describes the key features that are important to minimize TRF7964A or TRF7970A current consumption in power-down mode.

Without careful attention to the design, power could be lost in power-down mode when designing with the TRF7964A or TRF7970A. With these simple considerations, this problem can be fixed.

5 Schematics

Figure 7 shows the reference to use to analyze the current setup. This schematic is nearly the same as the TRF7970A EVM.
## Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

**Changes from August 14, 2015 to June 28, 2017**

<table>
<thead>
<tr>
<th>Changes</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Changed the title of this application report (changed &quot;TRF797xx&quot; to “TRF7970A and TRF7964A”)</td>
<td>1</td>
</tr>
<tr>
<td>Throughout document, removed references to TRF79xx devices other than TRF7970A and TRF7964A (this document applies to only these two devices)</td>
<td>1</td>
</tr>
<tr>
<td>Changed references as TRF79xxA to TRF7964A or TRF7970A through the document</td>
<td>2</td>
</tr>
<tr>
<td>Added Section 3.1, Pulldown Resistors</td>
<td>3</td>
</tr>
<tr>
<td>Updated Figure 2, TRF7964A or TRF7970A I/O_1 and I/O_2 Connected to a Power Supply</td>
<td>4</td>
</tr>
<tr>
<td>Updated Figure 3, Slave Select Pulled High</td>
<td>5</td>
</tr>
<tr>
<td>Updated Figure 4, Example Case of Nondigital Voltage on MCU I/O</td>
<td>6</td>
</tr>
<tr>
<td>Updated Section 3.4, TRF7964A or TRF7970A Sharing the SPI Bus</td>
<td>6</td>
</tr>
<tr>
<td>Updated Figure 5, Recommended Design</td>
<td>7</td>
</tr>
<tr>
<td>Updated Figure 6, Sleep and Wake Timings</td>
<td>8</td>
</tr>
</tbody>
</table>
IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated (‘TI’) technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT. AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include: without limitation, TI’s standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated