UCC38C44 12-V Isolated Bias Supply

Lisa Dinwoodie

ABSTRACT

This reference design describes a discontinuous, peak current-mode flyback converter whose input voltage is generated from the output of a universal power factor correction circuit. The converter is designed to operate at a switching frequency of 225 kHz, requires minimal parts, and supports an isolated 12-V, 3-W output and a non-isolated 12-V, 1-W output ideally suited for chip bias and voltage feedback control.

Contents

1 Introduction ................................................................. 1
2 Circuit Design Parameters ............................................. 3
3 Reference Design Performance ........................................... 13
4 Design Description ...................................................... 14
5 References ................................................................. 16

1 Introduction

The UCC38C44 BiCMOS low-power current-mode pwm controller is used in this design because it is an enhanced version of the industry standard UC3842 family of devices. This BiCMOS version offers lower start-up and operating currents, faster current-sense-to-output delay time with improved output rise and fall times resulting in a higher performance device suitable for high-frequency, high-efficient systems while maintaining a similar conceptual functionality as the bipolar version. The complete design schematic is shown in Figure 1.

Trademarks are the property of their respective owners.
1.1 Features

- PFC output stage input voltage range: \( V_{\text{IN(min)}} = 100 \, \text{Vdc}, \, V_{\text{IN(max)}} = 400 \, \text{Vdc} \)
- Isolated output
  - \( V_{\text{OUT(isolated)}} = 12 \, \text{Vdc} \)
  - maximum load: \( I_{\text{OUT(isolated)}} = 250 \, \text{mA} \)
  - maximum continuous power = 3 W
- Non-isolated output
  - \( V_{\text{OUT(non-isolated)}} = 12 \, \text{Vdc} \)
  - maximum load: \( I_{\text{OUT(non-isolated)}} = 83.3 \, \text{mA} \)
  - maximum continuous power = 1 W
- High-efficiency 225 kHz switching frequency (\( f_{\text{SW}} \))
- Low device start-up and operating currents
- Primary side voltage feedback eliminating the need for an external error amplifier, reference voltage, and optocoupler
- External synchronous input
2 Circuit Design Parameters

2.1 Maximum Duty Cycle, Oscillator, and Synchronization Input

The maximum duty cycle, $D_{\text{MAX}}$, is chosen to be 40%, allowing for equal off-time and a 20% dead-time margin to guarantee discontinuous operation throughout the entire operating range. The UCC38C44 PWM is ideally suited for designs with a maximum duty cycle of less than 50%. This device contains an internal toggle flip-flop which effectively clamps the output duty cycle to a maximum of 50%. The oscillator must be set up to operate at twice the desired output frequency because the PWM output is inhibited during every other oscillator pulse. The oscillator components are chosen based upon Figure 6, Oscillator Frequency vs Timing Resistance and Capacitance, in the UCC38C44 datasheet, TI Literature No. SLUS458. Using a 220-pF NPO capacitor and a 13.7-kΩ, 1% resistor resulted in a switching frequency of 225 kHz. A 24-Ω resistor from the timing capacitor to ground provides an insertion point for synchronization to an external clock source, as described in the data sheet.

2.2 Flyback Transformer Design

Because this supply was designed with cost in mind, the flyback topology was chosen. Flyback converters are more economical than other isolated topologies due to their minimal parts count. There is no need for an output L-C filter and this topology requires only one diode for each output. The basic flyback is based upon the buck-boost converter topology. Flyback converters operate by building up the current in the primary when the switch is on. During this on time, the load current is provided by the output capacitor. When the switch is opened, the current reverts to the secondary winding and flows through the diode and into the load. The transfer function relating the input voltage to the output voltage is determined by the turns ratio of the transformer windings and the maximum duty cycle, as shown in the following equation:

$$\frac{V_{\text{OUT}}}{V_{\text{IN(min)}}} = \frac{D_{\text{MAX}}}{N \times (1 - D_{\text{MAX}})}$$  \hspace{1cm} (1)

From this equation, the turns ratio, $N$, is rounded up to 6. The turns ratio ensures the Volt-second (V-s) product during the on time of the switch is equal to the V-s product during the off-time, preventing the core from saturation. Because the UCC38C44 requires a bias voltage between the UVLO lower threshold of 9 V and the maximum recommended input voltage of 18 V, the turns ratio for the non-isolated winding is also 6. Using this turns ratio, the maximum duty cycle is recalculated to be equal to 0.347. With this $D_{\text{MAX}}$, the maximum on time of the switch is calculated to be $t_{\text{ON(max)}} = D_{\text{MAX}} \times T$, where $T$ is the switching period (equal to $1/f_{\text{SW}}$).

The maximum primary inductance, $L_{\text{P(max)}}$, is calculated at low input line, maximum load, assumes an efficiency, $n$, of 50%, and takes into account the voltage drop across the FET, which is calculated based upon the $R_{\text{DS(on)}}$ of the selected switch and the peak current through it, $V_{\text{DS}}$ is assumed to be equal to 1.4 V.

$$L_{\text{P(max)}} = \frac{n \left( (V_{\text{IN(min)}} - V_{\text{DS}}) \times t_{\text{ON(max)}} \right)^2}{(2 \times T \times P_{\text{OUT(total)}})} = 369 \, \mu\text{H}$$  \hspace{1cm} (2)

From equation(3), the peak primary current and the stored energy it represents can be determined.

$$I_{\text{PEAK(pri)}} = \frac{n \left( (V_{\text{IN(min)}} - V_{\text{DS}}) \times t_{\text{ON(max)}} \right)}{L_{\text{P}}}$$  \hspace{1cm} (3)

$$E = \frac{1}{2} \times L_{\text{P}} \times \left( I_{\text{PEAK(pri)}} \right)^2$$

A ferrite EE−13 core with a primary inductance of 300-µH proved sufficient, resulting in a peak flux density of 800 Gauss.
2.3 Current Mode Control

Peak current-mode control determines the modulation of the switch. At the beginning of each switching cycle, current in the primary begins to rise. This current develops a voltage across the sense resistor. This voltage is fed into the current-sense input of the UCC38C44, which has a threshold voltage of 1 V. The resistor is selected such that the overcurrent detect is at approximately 10% higher than the peak current while in its normal operating range.

A leading-edge blanking filter, consisting of a resistor and a capacitor, is added to filter out any leading-edge spikes or noise caused by the reverse recovery of the output rectifier, equivalent capacitive loading on the secondary, and any inductive circuit effects. Note that this filter interferes with the fast over current protection circuit by adding an additional delay to the current sensing signal.

\[
R_{\text{SENSE}} = \frac{CS_{\text{THRESHOLD}}}{I_{\text{PEAK(pri)}}} \times 1.1
\]  

(4)

2.4 MOSFET and Rectifier Requirements

The MOSFET switch is subjected to voltage stresses from the maximum input voltage, the reflected output voltage, and the induced voltage spike due to the inevitable leakage inductance. When allowing a 30% margin for the leakage inductance spike, the stress on the switch can be calculated as shown in equation (5).

\[
V_{DS(stress)} = (V_{\text{IN}} - V_{DS}) + N \times (V_{\text{OUT}} + V_F) + 0.3 \times V_{\text{IN}}
\]  

(5)

Plotting \(V_{DS(stress)}\) as a function of \(V_{\text{IN}}\), it becomes apparent that a device rated for 800 V is required.

An 800V N-channel MOSFET FQB6N80 from Fairchild, rated for 3.67-A of continuous current and \(R_{DS(on)} = 1.95\Omega\) at 100°C meets the design requirements. The switch conduction losses are calculated using the primary side root mean squared (RMS) current. For a discontinuous mode flyback converter, the current is a clipped saw tooth waveform:
The switching losses are a combination of the losses associated with charging the output capacitance of the switch, \( C_{OSS} \), and the charging of the Miller capacitor, \( Q_{GD} \), at switch turn-on. These losses are estimated as follows:

\[
P_{FET(sw)} = f_{SW} \left( \frac{1}{2} \times C_{OSS} \times \left( V_{DS(stress)} \right)^2 + \frac{1}{2} \times V_{DS(stress)} \times I_{PEAK(pri)} \times t_{MILLER} \right)
\]

where:

\* \( t_{MILLER} = \frac{(Q_{GD} \times R_{GATE})}{V_{DD}} \)
\* \( R_{GATE} \) is a 10-\( \Omega \) gate drive resistor

Any oscillations caused by the parasitic wiring inductance and the FET’s input capacitance is dampened by this small resistor. To ensure the MOSFET gate does not get charged to its turn-on threshold during device start-up, a pull-down resistor is added to the gate drive. Because the total losses for this device add up to approximately 1.8 W, a heat sink is required to maintain the junction temperature (\( T_J \)) within the safe operating range.

The output rectifier needed for each output must support a reverse voltage, \( V_{REV} \), equal to the reflected input voltage and the output voltage of the converter and be capable of handling the secondary-side peak current. The ES3B fast rectifier from Fairchild, with a forward voltage, \( V_F \), of 0.9 V and a total capacitance, \( C_{DIODE} \), of 45 pF, met these requirements. The rectifier losses are estimated by adding the conduction losses, the reverse leakage losses, and the capacitive losses:

\[
P_{DIODE(cond)} = V_F \times I_{OUT}
\]
\[
P_{DIODE(rev)} = I_{LEAK} \times V_{REV} \times D
\]
\[
P_{DIODE(cap)} = \frac{1}{2} \times C_{DIODE} \times \left( V_{OUT} \right)^2 \times f_{SW}
\]

### 2.5 Snubber and Clamp Design

An RCD clamp was used on the primary side to suppress the voltage spike induced by the leakage inductance of the transformer. The capacitor, \( C_{PRI(clamp)} \), was chosen to clamp the voltage across the switch, \( \Delta V \), to approximately 60 V. The resistor, \( R_{PRI(clamp)} \), is selected such that the R-C time constant is twice that of the switching period. This resistor must not only dissipate the energy stored in the leakage inductance, but also the voltage due to the dc bias of the capacitor. The diode is selected based upon the charging current of the capacitor.

\[
C_{PRI(clamp)} = \frac{L_{LEAK} \times \left( I_{PEAK(pri)} \right)^2}{\Delta V \times \left( \Delta V + 2N \times [V_{OUT} + V_F] \right)}
\]

\[
R_{PRI(clamp)} = \frac{2T}{C_{PRI(clamp)}}
\]

\[
P_{R_PRI(clamp)} = \frac{\frac{1}{2} \times L_{LEAK} \times \left( I_{PEAK(pri)} \right)^2 \times f_{SW} + \left[ N \times (V_{OUT} + V_F) \right]^2}{R_{PRI(clamp)}}
\]
The suspected ringing on the secondary side, without a snubber, is determined by the resonant tank frequency created by the reflected leakage inductance and the junction capacitance of the output diode:

\[ f_{\text{RING}} = \frac{1}{2\pi \sqrt{L_{\text{LEAK}} \times C_{\text{DIODE}}}} \]  

(15)

The optimum value for the snubber capacitor is three times the diode capacitance, resulting in a damping Q-value very close to one. This added value decreases the ringing frequency by one-half. The snubber resistor provides critical damping to the oscillation.

\[ C_{\text{SNUB}} = 3 \times C_{\text{DIODE}} \]  

(16)

\[ R_{\text{SNUB}} = \sqrt{\frac{L_{\text{LEAK}}}{C_{\text{DIODE}}}} \]  

(17)

Because the time constant of this R-C snubber is much less than the switching period, but much longer than the voltage rise time, the power dissipated by the resistor is dependent upon the energy stored in the capacitor. Since the capacitor charges and discharges each cycle, the power dissipated is equal to:

\[ P_{R(\text{SNUB})} = C_{\text{SNUB}} \times \left[ \left( \frac{V_{\text{DS(stress)}}}{N} \right) - \left( V_{\text{OUT}} + V_{F} \right) \right]^{2} \times f_{\text{SW}} \]  

(18)

### 2.6 Capacitor Selection

The output capacitor selection is first based upon its ability to handle the ac portion of the secondary side output current, calculated according to the following equation:

\[ I_{\text{ac(RMS)}} = I_{\text{PEAK(sec)}} \times \sqrt{\left[ \left( \frac{T - t_{\text{ON(max)}}}{T} \right) \times \frac{4 - 3 \times \left( T - t_{\text{ON(max)}} \right) }{12} \right]} \]  

(19)

The maximum acceptable peak-to-peak output ripple voltage was chosen to be 2% of the output voltage. The output capacitance contributes to the voltage ripple according to the following relationship:

\[ V_{\text{CAP}} = \frac{\frac{1}{2} \times \left( T - t_{\text{ON(max)}} \right) \times I_{\text{PEAK(sec)}}}{C_{\text{OUT}}} \]  

(20)

The voltage ripple contribution from the output capacitor’s ESR is a result of the peak secondary current. Given the maximum ripple voltage is limited to 0.02 \( \times V_{\text{OUT}} \), the maximum allowable ESR can be calculated:

\[ ESR = \sqrt{\left( 0.02 \times V_{\text{OUT}} \right)^{2} - \left( V_{\text{CAP}} \right)^{2}} \]  

(21)

A Vishay 47-\( \mu \)F type 94SA met the ripple current requirements and was used for each output. A small ceramic capacitor across the isolated output terminals helped to smooth out high frequency noise and a 10-\( \Omega \) resistor helped to peak charge the non-isolated output used to bias the device. Each output was also pre-loaded to guarantee output loads within the minimum required range.
The size of the input capacitor is determined by the ripple current, peak voltage, and the energy storage requirements. The desire was to keep the input voltage ripple limited to 10% of the input voltage at full-load, low-line conditions. Assuming 50% converter efficiency, the energy storage requirements, and the resultant minimum input capacitance, can be determined:

\[
E_{IN} = \frac{P_{OUT(total)}}{4 \times f_{SW}}
\]

\[
C_{IN} = \frac{2 \times E_{IN}}{\left(0.1 \times V_{IN(min)}\right)^2}
\]

A Panasonic aluminum electrolytic 450-V, 10-\(\mu\)F EB-series capacitor met the criteria. An additional small (0.15-\(\mu\)F) ceramic capacitor is placed physically close to the transformer to help filter out high-frequency noise from the circuit.

### 2.7 Device Bias and Voltage Feedback

The non-isolated output is utilized to bias the primary side controller. This controller, the UCC38C44, receives its start-up current from the input line via the start-up resistor. The start-up current requirement through this resistor must supply the device with its maximum rated start-up current and must also charge the bypass capacitor up to the maximum UVLO turn on threshold. Using a 1-\(\mu\)F bypass capacitor, placed as physically close to the device as possible, the start-up resistor value can be calculated:

\[
R_{START} = \frac{V_{IN(min)} \times \ln \left( \frac{\left( -V_{UVLO(max)} + V_{IN(min)} \right)}{V_{IN(min)}} \right) + V_{UVLO(max)}}{I_{START(max)} \times \ln \left( \frac{\left( -V_{UVLO(max)} + V_{IN(min)} \right)}{V_{IN(min)}} \right)}
\]

Two resistors are needed due to the high voltage drop across them when the input line is at its maximum value. Because the absolute maximum supply voltage rating for the device is 20 Vdc, which includes all noise spikes and transient conditions, a 16-V zener protection diode is added from the supply to ground.

This non-isolated winding is also used for the voltage feedback signal. The output voltage of this winding is resistively divided down and input into the FB pin of the controller device. Using this winding eliminates the need for the signal to cross the isolation boundary, eliminating the need for an optocoupler, secondary side error amplifier, and reference voltage. Unfortunately, by using this winding as the master, the isolated output becomes a slave output resulting in a predicted regulation of only 8% whereas the non-isolated output will be much better regulated. Preloading this output helped maintain its regulation to within 5% at minimal cost to efficiency.

### 2.8 Compensation

In order to have good dynamic response and adequate line and load regulation, the voltage feedback loop must be closed about the error amplifier with a compensation network that results in optimum closed loop bandwidth. Optimum closed-loop performance can be achieved only by first knowing what the transfer characteristic of the power stage looks like. The power stage DC gain, the power stage pole resulting from the output capacitance and the load, and the ESR-zero directly resulting from the output capacitance and its parasitic impedance must first be calculated:

\[
f_{PWRSTG(pole)} = \frac{1}{2\pi \times R_{OUT} \times C_{OUT}}
\]
\[ f_{\text{ESR(zero)}} = \frac{1}{2\pi \times \text{ESR} \times C_{\text{OUT}}} \]  
\[ \text{PWRSTG}_{\text{DC(gain)}} = \frac{V_{\text{IN}}}{I_{\text{PEAK(pri)}}} \times \sqrt{\frac{R_{\text{OUT}} \times n}{2 \times L_{P} \times f_{\text{SW}}}} \]  
\[ G_{P\text{S}(f)} = 20 \log \left( \left| \text{PWRSTG}_{\text{DC(gain)}} \times \left( \frac{1 + s(f) \times \text{ESR} \times C_{\text{OUT}}}{1 + s(f) \times R_{\text{OUT}} \times C_{\text{OUT}}} \right) \right| \right) \]  
\[ s(f) = j \times 2\pi \times f \]

A Bode plot is used to graph the results of the above equation, and its corresponding phase, at all four operating corners as a function of frequency:

![Bode Plot of the Power Stage Gain](image)

**Figure 3. Bode Plot of the Power Stage Gain**
A type II amplifier is used to compensate the loop. The best possible loop crossover frequency for stability is equal to $f_{SW}/2\pi D_{MAX}$, a realistic goal is more on the order of $f_{SW}/4$. Because this frequency falls very close to the ESR zero, the crossover frequency is chosen to be at $f_C = 10$ kHz. Approximately 24 dB of gain is required. The ESR zero is cancelled by adding a pole at, ideally, one-tenth the ESR zero frequency. This decade offset increases the low-frequency gain and adds $45^\circ$ of phase lag. Unfortunately, with a one-decade lead, the ESR zero is at approximately equal to the crossover frequency. The pole is then added at approximately $f_{POLE} = 50$ kHz and a zero is needed at $f_{ZERO} = 50$ Hz. The required error amplifier gain and its implementation, can be determined using the following relationships:

$$E_{AGAIN} (dB) = 24 + 20 \log \left( \frac{f_C}{f_{POLE}} \right)$$  \hspace{1cm} (30)

$$R_{EA} = 10 \left( \frac{E_{AGAIN}}{20} \right) \times R_{FB}$$  \hspace{1cm} (31)

$$C_{EA} = \frac{1}{2\pi \times R_{EA} \times f_{ZERO}}$$  \hspace{1cm} (32)

Where:

- $R_{EA}$ is shown as $R6$ in Figure 1
- $R_{FB}$ is shown as $R4$ in Figure 1
- $C_{EA}$ is shown as $C4$ in Figure 1

The obtain the desired pole to offset the ESR zero, the capacitor needed in parallel, shown as $C15$, is calculated:

$$C_{EA[||]} = \frac{1}{2\pi \times R_{EA} \times f_{POLE}}$$  \hspace{1cm} (33)

Plotting the error amplifier compensation:
\[ \text{GAIN}_{EA}(f) = \]

\[
20 \log \left( \frac{1 + s(f) \times R_{EA} \times C_{EA}}{(s(f) \times R_{FB1}) \times \left( C_{EA} + C_{EA||} \right) \times \left( 1 + \frac{s(f) \times R_{EA} \times C_{EA} \times C_{EA||}}{C_{EA} + C_{EA||}} \right)} \right)
\]

Figure 5. Bode Plot of Error Amplifier Compensation Gain

ERROR AMPLIFIER COMPENSATION GAIN
VS
FREQUENCY

Phase – Degrees

f – Output Frequency – Hz

Figure 5. Bode Plot of Error Amplifier Compensation Gain
The combined closed-loop Bode plots show a nominal crossover frequency of 10 kHz with a phase margin of approximately 80°.
Figure 8. Closed Loop Bode Plot of the Converter Phase
3 Reference Design Performance

The following graphs show the overall performance of the reference design.

**Figure 9.**

**Figure 10.**

**Figure 11.**
4 Design Description

4.1 List of Materials

<table>
<thead>
<tr>
<th>REFERENCE DESIGNATOR</th>
<th>QTY</th>
<th>PART NUMBER</th>
<th>DESCRIPTION</th>
<th>MANUFACTURER</th>
</tr>
</thead>
<tbody>
<tr>
<td>C1</td>
<td>1</td>
<td>ECJ−2VC1H221J</td>
<td>Capacitor, ceramic, 220 pF, ±5%, 50 V, NPO</td>
<td>Panasonic</td>
</tr>
<tr>
<td>C2</td>
<td>1</td>
<td>EEV−EB2W100SN</td>
<td>Capacitor, aluminum, 10 µF, ±20%, 450 V</td>
<td>Panasonic</td>
</tr>
<tr>
<td>C4</td>
<td>1</td>
<td>ECJ−2VB1C663K</td>
<td>Capacitor, ceramic, 66000 pF, ±10%, 16 V, X7R</td>
<td>Panasonic</td>
</tr>
<tr>
<td>C5</td>
<td>1</td>
<td>ECJ−1VC1H331J</td>
<td>Capacitor, ceramic, 330 pF, ±5%, 50 V, NPO</td>
<td>Panasonic</td>
</tr>
<tr>
<td>C6, C13</td>
<td>2</td>
<td>94SA476X0020EBP</td>
<td>Capacitor, aluminum, 47 µF, ±20%, 20v</td>
<td>Vishay</td>
</tr>
<tr>
<td>C7, C8, C14</td>
<td>3</td>
<td>ECJ−2YB1H104K</td>
<td>Capacitor, ceramic, 0.1 µF, ±10%, 50 V, X7R</td>
<td>Panasonic</td>
</tr>
<tr>
<td>C9, C12</td>
<td>2</td>
<td>ECJ−2VC2A151J</td>
<td>Capacitor, ceramic, 150 pF, ±5%, 100 V, NPO</td>
<td>Panasonic</td>
</tr>
<tr>
<td>C10</td>
<td>1</td>
<td>1825CC54K419A</td>
<td>Capacitor, ceramic, 0.15 µF, ±5%, 600 V, COG</td>
<td>Avx</td>
</tr>
<tr>
<td>C11</td>
<td>1</td>
<td>1825AA221JA19A</td>
<td>Capacitor, ceramic, 220 pF, ±5%, 1000 V, COG</td>
<td>Avx</td>
</tr>
<tr>
<td>C15</td>
<td>1</td>
<td>ECJ−2VC1H560J</td>
<td>Capacitor, ceramic, 56 pF, ±5%, 50 V, NPO</td>
<td>Panasonic</td>
</tr>
<tr>
<td>C16</td>
<td>1</td>
<td>C1206C105K3RACTU</td>
<td>Capacitor, ceramic, 1 µF, ±10%, 25 V, X7R</td>
<td>Kemet</td>
</tr>
<tr>
<td>D2</td>
<td>1</td>
<td>1N4148W−7</td>
<td>Rectifier, switching, 75 V, 350 mW</td>
<td>Diodes, Inc.</td>
</tr>
<tr>
<td>D3</td>
<td>1</td>
<td>SMAZ16</td>
<td>Rectifier, zener, 16 V, 1 W</td>
<td>Diodes, Inc.</td>
</tr>
<tr>
<td>D4, 6</td>
<td>2</td>
<td>ES3B</td>
<td>Rectifier, superfast, 100 V, 3 A</td>
<td>Fairchild</td>
</tr>
<tr>
<td>D5</td>
<td>1</td>
<td>S1K/KB</td>
<td>Rectifier, 800 V, 1 A</td>
<td>Diodes, Inc.</td>
</tr>
<tr>
<td>E1, E2, E3, E4, E5</td>
<td>5</td>
<td>K24C/M</td>
<td>Terminal pins</td>
<td>Vector</td>
</tr>
<tr>
<td>H1</td>
<td>1</td>
<td>573300</td>
<td>Heatsink</td>
<td>Aavid</td>
</tr>
<tr>
<td>J1</td>
<td>1</td>
<td>111−0702−001</td>
<td>Insulated binding post, red</td>
<td>Johnson</td>
</tr>
<tr>
<td>J2</td>
<td>2</td>
<td>111−0703−001</td>
<td>Insulated binding post, black</td>
<td>Johnson</td>
</tr>
<tr>
<td>Q2</td>
<td>1</td>
<td>FBQ6N90</td>
<td>MOSFET, N-channel, 900 V, 5.8 A, 1.95 Ω</td>
<td>Fairchild</td>
</tr>
<tr>
<td>R1</td>
<td>1</td>
<td>ERJ−6ENF1372V</td>
<td>Resistor, thick film, 13.7 kΩ, ±0.1%, 1/10 W</td>
<td>Panasonic</td>
</tr>
<tr>
<td>R2</td>
<td>1</td>
<td>ERJ−6GEYJ240</td>
<td>Resistor, thick film, 24 kΩ, ±5%, 1/10 W</td>
<td>Panasonic</td>
</tr>
<tr>
<td>R4</td>
<td>1</td>
<td>ERA−6YEB153V</td>
<td>Resistor, thick film, 15 kΩ, ±0.1%, 1/10 W</td>
<td>Panasonic</td>
</tr>
<tr>
<td>R5</td>
<td>1</td>
<td>ERA−6YEB392V</td>
<td>Resistor, thick film, 3.9 kΩ, ±0.1%, 1/10 W</td>
<td>Panasonic</td>
</tr>
<tr>
<td>R6</td>
<td>1</td>
<td>ERJ−6ENF5762V</td>
<td>Resistor, thick film, 57.6 kΩ, ±5%, 1/10W</td>
<td>Panasonic</td>
</tr>
<tr>
<td>R7, R8</td>
<td>2</td>
<td>9C12063A742JLHT</td>
<td>Resistor, thick film, 37.4 kΩ, ±5%, 1/4 W</td>
<td>Phycom</td>
</tr>
<tr>
<td>R9</td>
<td>1</td>
<td>ERJ−6ENF4421V</td>
<td>Resistor, thick film, 4.42 kΩ, ±1%, 1/10 W</td>
<td>Panasonic</td>
</tr>
<tr>
<td>R10</td>
<td>1</td>
<td>ERJ−6GEYJ1R0V</td>
<td>Resistor, thick film, 1.0 Ω, ±5%, 1/10 W</td>
<td>Panasonic</td>
</tr>
<tr>
<td>R11, R15</td>
<td>2</td>
<td>ERJ−14NF78R7U</td>
<td>Resistor, thick film, 78.7 Ω, ±1%, 1/4 W</td>
<td>Panasonic</td>
</tr>
<tr>
<td>R12, R17</td>
<td>2</td>
<td>ERJ−6GEYJ100V</td>
<td>Resistor, thick film, 10 Ω, ±5%, 1/10 W</td>
<td>Panasonic</td>
</tr>
<tr>
<td>R13</td>
<td>1</td>
<td>ERA−6YEB103V</td>
<td>Resistor, thick film, 10.0 kΩ, ±0.1%, 1/10 W</td>
<td>Panasonic</td>
</tr>
<tr>
<td>R14</td>
<td>1</td>
<td>ERJ−12ZY1R0U</td>
<td>Resistor, thick film, 1.6 kΩ, ±5%, 1/2 W</td>
<td>Panasonic</td>
</tr>
<tr>
<td>R16</td>
<td>1</td>
<td>ERJ−1WY393U</td>
<td>Resistor, thick film, 39 kΩ, ±5%, 1 W</td>
<td>Panasonic</td>
</tr>
<tr>
<td>R17</td>
<td>1</td>
<td>ERJ−6GEYJ822V</td>
<td>Resistor, thick film, 8.2 kΩ, ±5%, 1 W</td>
<td>Panasonic</td>
</tr>
<tr>
<td>T1</td>
<td>1</td>
<td>G013326</td>
<td>Transformer, EE13, 300 µH</td>
<td>GCI Technologies</td>
</tr>
<tr>
<td>U1</td>
<td>1</td>
<td>UCC38C44P</td>
<td>Bicmos low-power current-mode PWM controller</td>
<td>Texas Instruments</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>1902D</td>
<td>4-40 Threaded nylon standoff</td>
<td>Keystone</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>NSS−4−4−01</td>
<td>1/4 Inch 4-40 nylon screw</td>
<td>Richo</td>
</tr>
</tbody>
</table>
4.2 Physical Layout

4.2.1 Top Layer Component Placement

![Figure 12. Top Layer Component Placement]

4.2.2 Top Layer Route

![Figure 13. Top Layer Route]
4.2.3  **Bottom Layer Route**

![Bottom Layer Route](image1)

**Figure 14. Bottom Layer Route**

4.2.4  **Bottom Layer Component Placement**

![Bottom Layer Component Placement](image2)

**Figure 15. Bottom Layer Component Placement**

5  **References**


2. UCC28C40 BiCMOS Low-Power Current-Mode PWM Controller Data Sheet, Texas Instruments Literature No. SLUS458B
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Amplifiers</td>
<td>Audio</td>
</tr>
<tr>
<td>Data Converters</td>
<td>Automotive</td>
</tr>
<tr>
<td>DSP</td>
<td>Broadband</td>
</tr>
<tr>
<td>Clocks and Timers</td>
<td>Digital Control</td>
</tr>
<tr>
<td>Interface</td>
<td>Medical</td>
</tr>
<tr>
<td>Logic</td>
<td>Military</td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Optical Networking</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Security</td>
</tr>
<tr>
<td>RFID</td>
<td>Telephony</td>
</tr>
<tr>
<td>RF/F and ZigBee® Solutions</td>
<td>Video &amp; Imaging</td>
</tr>
<tr>
<td></td>
<td>Wireless</td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated