Active Clamp Transformer Reset: High Side or Low Side?

Steve Mappus
System Power

ABSTRACT

The active clamp transformer reset technique offers many well documented advantages over traditional single-ended reset techniques, including lower voltage stress on the main MOSFET, the ability to switch at zero voltage, reduced EMI and duty cycle operation above 50 percent. The single-ended forward converter is by far the most popular power topology using the active clamp, but the same advantages can be applied to flyback converters. Numerous publications have compared the performance advantages of the active clamp over the more widely used RCD clamp, third winding and resonant reset techniques. There are, however, application specific design considerations of how to best apply the active clamp for optimal circuit performance.

1 Introduction

All of the papers written on the active clamp technique show the clamp circuit applied to either the high side directly across the transformer primary, or the low side directly across the drain-to-source of the main MOSFET switch. Even more interesting is the fact that authors seem to be equally divided as to which application, high side or low side, is best while offering little or no explanation as to why.

There are subtle but noteworthy differences between applying the active clamp transformer reset technique to the high side and applying it to the low side. Each application results in a different transfer function, which in turn results in different voltages applied to the clamp circuit during reset. The value and voltage rating of the clamp capacitor is directly affected, as well as distinct considerations between gate drive circuitry for each case.
2 Low-Side Clamp

Figure 1 shows a low-side clamp applied to a basic single-ended forward converter with a standard full-wave rectified output and LC filter.

![Low-Side Active Clamp Circuit](UDG-04117)

Whenever the main MOSFET, Q1, is conducting, the full input voltage is applied across the transformer magnetizing inductance, and this is referred to as the power transfer mode.

Conversely, whenever the auxiliary (AUX) MOSFET, Q2, is conducting, the difference between the clamp voltage and the input voltage is applied across the transformer magnetizing inductance, and this is referred to as the transformer reset period. Specific to the low-side clamp is the fact that the auxiliary MOSFET, Q2, must be a P-channel device only because of the direction of the body-diode. It is also worthy to note that Q2 carries only the transformer magnetizing current, which has a very small average value compared to the reflected load current. For this reason, specifying a low gate charge MOSFET should be a primary consideration with low $R_{DS(on)}$ being only a secondary concern.

There is also an additional dead-time period introduced between the time when Q1 is turning off and Q2 is turning on. During the dead-time, primary current flow remains continuous through the body-diode of either the P-channel AUX MOSFET, Q2, or the main MOSFET, Q1. This is commonly known as the resonant period in which the conditions are set for zero voltage switching (ZVS). This is an important and unique characteristic of the active clamp topology but it bears little importance for this comparison, other than to briefly mention that it always exists whether the active clamp is applied to the low side or the high side.
Neglecting the effect of leakage inductance, the transfer function for the low-side clamp can be derived by applying the principle of volt-seconds balance across the transformer magnetizing inductance.

\[
D \times V_{IN} = (1 - D) \times V_{C(LS)} - (1 - D) \times V_{IN} \tag{1}
\]

Simplifying equation (1) for the clamp voltage, \(V_{C(LS)}\), gives:

\[
V_{C(LS)} = \left[\frac{1}{1 - D}\right] \times V_{IN} \tag{2}
\]

It is interesting to note that the transfer function given in (2) is also the same transfer function for a non-isolated boost converter and this is why the low-side clamp is commonly referred to as a boost type clamp.

The result of (2) gives an expression for the transfer function between the input voltage and the clamp voltage. However, notice from Figure 1 that whenever Q2 is conducting, the clamp voltage is applied directly across the drain-to-source junction of Q1, and not the transformer primary magnetizing inductance. Therefore (2) can be extended and written to include an expression for determining the drain-to-source voltage stress on the main MOSFET, Q1:

\[
V_{DS(LS)} = V_{C(LS)} = \left[\frac{1}{1 - D}\right] \times V_{IN} \tag{3}
\]

During the transformer reset period, the dot polarity on the transformer primary reverses, so the voltage applied to the primary is now defined as:

\[
V_{RESET(LS)} = V_{C(LS)} - V_{IN} \tag{4}
\]

If the expression for \(V_{C(LS)}\) from (2) is substituted into (4) and simplified, a transfer function relating the input voltage to the reset voltage can be shown as:

\[
V_{RESET(LS)} = \left[\frac{D}{1 - D}\right] \times V_{IN} \tag{5}
\]

Furthermore, the duty cycle, \(D\), of a single-ended forward converter is defined as the ratio of the output voltage to the input voltage multiplied by the transformer turns ratio, \(N = \frac{N_p}{N_s}\):

\[
D = \left[\frac{V_O}{V_{IN}}\right] \times N \tag{6}
\]
Substituting (6) into (3) and (5) and simplifying gives expressions for $V_{C(LS)}$ and $V_{\text{RESET(LS)}}$ in terms of $V_{IN}$, $V_O$ and $N$, as shown in (7) and (8).

$$V_{DS(LS)} = V_{C(LS)} = \frac{V_{IN}^2}{V_{IN} - N \times V_O}$$

(7)

$$V_{\text{RESET(LS)}} = \frac{V_O \times V_{IN} \times N}{V_{IN} - N \times V_O}$$

(8)

The results of (7) and (8) can now be used to graphically show how the clamp voltage and transformer reset voltage vary with input voltage for a fixed value of $V_O$ and a fixed transformer turns ratio, $N$. Using a value of 4 V for $V_O$ (3.3 V plus some additional voltage drop), the graphical results of (7) are first plotted in Figure 2 and shown for various transformer ratios, $N$.

![Figure 2.](image-url)
From Figure 2, notice the drastic variation in MOSFET voltage stress during minimum input voltage (maximum duty cycle, D). For this reason a PWM controller, such as the UCC2891 shown in Figure 4, must provide the capability of precisely limiting the maximum duty cycle. The consequence could be destructive voltage levels applied to the MOSFET or having to over specify the maximum MOSFET voltage rating. From an active clamp design standpoint, it can be helpful to begin the power stage design by plotting the graph shown in Figure 2. A transformer turns ratio can then be selected to yield a relatively constant $V_{DS(LS)}$ at each of the input voltage extremes. Figure 2 shows that for a typical forward converter operating over the full telecom input voltage ($36 \, \text{V} < V_{IN} < 75 \, \text{V}$), a turns ratio of $N = 6$ results in 110 V of applied drain-to-source voltage at $V_{IN} = 36 \, \text{V}$ and $V_{IN} = 75 \, \text{V}$. The MOSFET voltage shown in Figure 2 is also the voltage seen by the clamp capacitor, $C_{cl}$. As such, the clamp capacitor must be appropriately chosen to withstand the full clamp voltage plus any additional de-rating voltage. Having chosen a turns ratio of 6, the transformer reset voltage, $V_{RESET(LS)}$, given by (8) can also be plotted against varying input voltage and is shown in Figure 3.

**Figure 3.**

<table>
<thead>
<tr>
<th>$V_{IN}$ – Input Voltage – $V_{DC}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>35</td>
</tr>
<tr>
<td>120</td>
</tr>
<tr>
<td>110</td>
</tr>
<tr>
<td>100</td>
</tr>
<tr>
<td>90</td>
</tr>
<tr>
<td>80</td>
</tr>
<tr>
<td>70</td>
</tr>
<tr>
<td>60</td>
</tr>
<tr>
<td>50</td>
</tr>
<tr>
<td>40</td>
</tr>
<tr>
<td>30</td>
</tr>
</tbody>
</table>

$V_{DS(LS)}$, $V_{RESET(LS)}$ – $V_{DC}$
3 Gate Drive Considerations for Low-Side Clamp

Since it has already been established that the auxiliary MOSFET of a low-side clamp circuit must be a P-channel device, a negative gate drive voltage is required to fully turn this device on. However, most pulse width modulator (PWM) controllers or gate drivers do not produce output voltage levels below ground reference. Using a gate drive circuit applied to a low-side clamp such as the one shown in Figure 4, the P-channel MOSFET can be directly driven from a low-side referenced driver or PWM gate drive signal. Whether derived directly from a PWM or from a gate driver, the gate-to-source voltage of Q1, $V_{OUT}$, must be synchronously in phase with $V_{AUX}$, as shown in the timing diagram (dead-time delays not shown) of Figure 4. Using an advanced PWM controller such as the UCC2891, greatly simplifies the task of driving both MOSFET switches. Along with an internal ±2-A drive, user programmable dead-time and a precise maximum duty cycle clamp, the UCC2891 provides the exact phasing and control specifically intended for low-side active clamp applications.

The first time the PWM gate voltage, $V_{AUX}$, goes positive, the diode, D1, will be forward biased and the capacitor, C1, is charged to $-V_{AUX}$ volts. The capacitor voltage then discharges through R1. If the time constant of R1 and C1 equation (9) is much greater than the PWM period, then the voltage across C1 remains relatively constant and the resultant gate to source voltage seen at Q2 is $-V_{AUX}$ with a peak positive value of zero volts. Therefore, $V_{AUX}$ is effectively shifted below ground and is now adequate for driving the gate of the P-channel MOSFET, Q2.

$$R1 \times C1 = \frac{100}{F_{PWM}}$$ (9)

Figure 4. Low-Side Clamp and Gate Drive Circuit
4 High-Side Clamp

Figure 5 shows a high-side clamp applied to the same basic single-ended forward converter shown in Figure 1.

![Figure 5. High-Side Active Clamp Circuit](UDG-04119)

Similar to the low-side clamp, whenever the main MOSFET, Q1, is conducting, the full input voltage is applied across the transformer magnetizing inductance, and this is referred to as the power transfer mode. Whenever the auxiliary MOSFET, Q2, is conducting, the clamp voltage, \( V_{C(HS)} \), is applied directly across the transformer magnetizing inductance and this is referred to as the transformer reset period. This is quite different than the low-side case where the clamp voltage, \( V_{C(LS)} \), was applied directly across the drain-to-source junction of the main MOSFET.

The high-side clamp auxiliary MOSFET, Q2, must be an N-channel device only because of the direction of the body-diode. Similar to the low-side clamp circuit, the dominant losses in Q2 are gate charge losses, so a MOSFET is chosen with the same low gate charge considerations in mind.

Neglecting the effect of leakage inductance, the transfer function for the high-side clamp can be derived by once again applying the principle of volt-seconds balance across the transformer magnetizing inductance.

\[
D \times V_{IN} = (1 - D) \times V_{C(HS)}
\]

(10)

Simplifying (10) for the clamp voltage, \( V_{C(HS)} \), gives:

\[
V_{C(HS)} = \left( \frac{D}{1 - D} \right) \times V_{IN}
\]

(11)

It is interesting to note that the transfer function given in (11) is also the same transfer function for a non-isolated flyback converter. This is why the high-side clamp is commonly referred to as a flyback-type clamp.

The result of (11) gives an expression for the transfer function between the input voltage and the clamp voltage. However, notice from Figure 5 that whenever Q2 is conducting, the clamp voltage is applied directly across the transformer primary magnetizing inductance. Therefore (11) can be extended and written to include an expression for determining the reset voltage:

\[
V_{RESET(HS)} = V_{C(HS)} = \left( \frac{D}{1 - D} \right) \times V_{IN}
\]

(12)
During the transformer reset period, the dot polarity on the transformer primary reverses, so the voltage applied to drain-to-source of the main MOSFET, Q1, can be written as:

\[ V_{DS(HS)} = V_{IN} + V_{C(HS)} \]  

(13)

If the expression for \( V_{C(HS)} \) from (11) is substituted into (13) and simplified, a transfer function relating the input voltage to the main MOSFET drain-to-source voltage can be shown as:

\[ V_{DS(HS)} = \left[ \frac{1}{1 - D} \right] \times V_{IN} \]  

(14)

Substituting (6) into (12) and (14) and simplifying gives expressions for \( V_{RESET(HS)} \) and \( V_{C(HS)} \) in terms of \( V_{IN}, V_O \) and \( N \), as shown in (15) and (16).

\[ V_{RESET(HS)} = V_{C(HS)} = \frac{V_O \times V_{IN} \times N}{V_{IN} - N \times V_O} \]  

(15)

\[ V_{DS(HS)} = \frac{V_{IN}^2}{V_{IN} - N \times V_O} \]  

(16)

The results of (15) can now be used to graphically show how the clamp voltage and transformer reset voltage vary with input voltage for a fixed value of \( V_O \) and a fixed transformer turns ratio, \( N \). Using the same previous value of 4 V for \( V_O \) (3.3 V plus some additional voltage drop), the graphical results of (15) are plotted in Figure 6 and shown for various transformer ratios, \( N \).

Since the MOSFET drain-to-source voltage given by (16) is identical to the low-side clamp, \( V_{DS(LS)} \), given by (7), the graphical result for (16) can also be represented by Figure 2.

![Figure 6](image-url)
5 Gate Drive Considerations for High-Side Clamp

Unlike the low-side clamp circuit of Figure 4, the high-side clamp makes use of an N-channel auxiliary MOSFET. Assuming that the PWM controller does not have an internal high-side driver stage, a one-to-one gate drive transformer configured as shown in Figure 7 can be used. For high-side active clamp circuits, the gate-to-source voltage of Q1, $V_{\text{OUT}}$, must be asynchronously out of phase with $V_{\text{AUX}}$, as shown in the timing diagram (dead-time delays not shown) of Figure 7.

The UCC2893 Active Clamp PWM Controller is electrically and functionally equivalent to the UCC2891 shown in Figure 4, with one exception, where the UCC2891 is intended for low-side active clamp circuits, the UCC2893 provides the exact phasing and control specifically intended for high-side active clamp applications. Therefore the $V_{\text{AUX}}$ output of the UCC2893 is out of phase with the $V_{\text{OUT}}$ output, as shown in the timing diagram of Figure 7.

![Figure 7. High-Side Clamp and Gate Drive Circuit](UDG-04120)
Choosing the Clamp Capacitor

Whether using a high-side or low-side active clamp circuit, the volt-seconds applied to the transformer primary must balance making the transformer reset voltage equal for each case. And since the primary MOSFET drain-to-source voltage stress and transformer reset voltage are the same for each circuit, it is the varying clamp voltage applied to across the clamp capacitor, $C_{cl}$, that must be considered. The details of the clamp capacitor voltage variations can be seen by comparing the difference between the clamp voltage transfer functions for each case.

\[
\Delta V_C = V_{C(LS)} - V_{C(HS)}
\]  

(17)

Substituting (2) and (11) into (17), $\Delta V_C$ can be written as:

\[
\Delta V_C = \left[ \frac{1}{1 - D} \right] \times V_{IN} - \left[ \frac{D}{1 - D} \right] \times V_{IN} = V_{IN}
\]  

(18)

The result of (18) shows that $V_{C(LS)}$ is greater than $V_{C(HS)}$ by $V_{IN}$ volts. Considering the range of $V_{IN}$ to be $36 \text{ V} < V_{IN} < 72 \text{ V}$, a graphical comparison of $V_{C(HS)}$, $V_{C(LS)}$ and $\Delta V_C$ is shown in Figure 8.

![VOLTAGE CLAMP vs INPUT VOLTAGE](image)

Figure 8.

Therefore, the first consideration for sizing the clamp capacitor is to know what the appropriate voltage rating should be over a given range of $V_{IN}$. The graph of Figure 8 shows that $\Delta V_C$ linearly increases with $V_{IN}$. For higher values of $V_{IN}$, the high-side clamp offers the lowest voltage stress. However, the capacitor must still be selected based upon the rising clamp voltage seen at minimum $V_{IN}$, maximum $D$, which is about 80 V for this example.
The value of the clamp capacitor is primarily chosen based on the amount of allowable ripple voltage that can be tolerated. Also, it is assumed that the value of the capacitor is large enough to approximate the clamp voltage as a constant voltage source. However, according to (2) and (11) \( V_{cl} \) changes with input voltage. Whenever a line transient or sudden change in duty cycle is commanded, it will take some finite amount of time for the clamp voltage, and therefore the transformer reset voltage, to adapt. Larger capacitor values result in less voltage ripple but also introduce a transient response limitation. Smaller capacitor values result in faster transient response, at the cost of higher voltage ripple. Ideally the clamp capacitor should be selected to allow some voltage ripple, but not so much as to add excessive drain-to-source voltage stress to the main MOSFET, Q1. Allow approximately 20 percent voltage ripple while paying close attention to \( V_{DS} \) of Q1.

A simplified method for approximating \( C_{cl} \), is to solve for \( C_{cl} \) such that the resonant time constant is much greater than the maximum off-time. While additional factors such as the power stage time constant and control loop bandwidth will also affect transient response, this approach, stated in (19), will assure that transient performance is not compromised, at least from the active clamp circuit point of view.

\[
2 \times \pi \times \sqrt{\frac{L_{mag} \times C_{cl}}{2 \times \pi \times F}} > 10 \times t_{OFF(max)}
\]  
(19)

By dividing both sides of (19) by the total period, \( T \), and solving for \( C_{cl} \), (19) can be rewritten as (20), expressing \( C_{cl} \) in terms of known design parameters:

\[
C_{cl} > \frac{10 \times (1 - D_{MIN})^2}{L_{mag} \times (2 \times \pi \times F)^2}
\]  
(20)

Once \( C_{cl} \) is calculated by (20), the final design value may vary slightly after the clamp capacitor ripple voltage is measured in circuit. Furthermore (20) is valid for the high-side and low-side active clamp circuit, so for a desired clamp ripple voltage, the clamp capacitor component value will be the same for each case.

### 7 Conclusion

There are similarities as well as subtle but important differences between applying the active clamp circuit to the high side versus the low side. A direct comparison between the differences and similarities are summarized for each circuit in Table 1.

The drain-to-source voltage stress, \( V_{DS} \), on the main MOSFET, and the transformer reset voltage, \( V_{RESET} \), are the same for both circuits. The differences between the clamp voltage transfer functions may seem minor, but each has a significant effect on the clamp capacitor selection and transformer turns ratio.

For single-ended power converter applications requiring the absolute lowest voltage stress on the clamp circuit, the high-side clamp would be the best choice. Even though the high-side clamp produces a lower overall clamp voltage, the voltage tends to rise more sharply at minimum \( V_{IN} \), maximum duty cycle. Therefore specific attention must be paid to accurately limit the maximum allowable duty cycle so that the maximum \( V_{DS} \) of the main MOSFET is not exceeded. The high-side clamp uses an N-channel AUX MOSFET, so there are more component choices available than the low-side clamp using a P-channel device. However, the high-side clamp circuit also requires a gate drive transformer, which may come into play when absolute low cost is a primary concern.
### Table 1. High/Low-Side Clamp Comparison

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>HIGH-SIDE CLAMP</th>
<th>LOW-SIDE CLAMP</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDS</td>
<td>( \left( \frac{1}{1-D} \right) \times V_{IN} )</td>
<td>( \left( \frac{1}{1-D} \right) \times V_{IN} )</td>
</tr>
<tr>
<td>VRESET</td>
<td>( \left( \frac{D}{1-D} \right) \times V_{IN} )</td>
<td>( \left( \frac{D}{1-D} \right) \times V_{IN} )</td>
</tr>
<tr>
<td>VC</td>
<td>( \left( \frac{D}{1-D} \right) \times V_{IN} )</td>
<td>( \left( \frac{D}{1-D} \right) \times V_{IN} )</td>
</tr>
<tr>
<td>Ccl (applied voltage)</td>
<td>Lower voltage by ( V_{IN} ) Volts</td>
<td>Highest ( V_{cl} ) occurs at ( D_{MAX} )</td>
</tr>
<tr>
<td></td>
<td>Careful attention for wide ( V_{IN} ) applications</td>
<td>Transformer turns ratio critical at for limiting ( V_{cl} )</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Careful attention for off-line, high voltage applications</td>
</tr>
<tr>
<td>Ccl (component value)</td>
<td>Same value as low side for given ripple voltage</td>
<td>Same value as high side for given ripple voltage</td>
</tr>
<tr>
<td>AUX MOSFET</td>
<td>N-Channel</td>
<td>P-Channel</td>
</tr>
<tr>
<td></td>
<td>Must be used for 400-V (off-line) input applications</td>
<td>Can't be used for 400V applications due to limited</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VDS rating of available devices</td>
</tr>
<tr>
<td>Gate drive</td>
<td>Gate drive transformer required</td>
<td>Simple RCD clamp gate drive</td>
</tr>
<tr>
<td></td>
<td>AUX MOSFET ( V_{GS} ) out of phase with main MOSFET ( V_{GS} ) – UCC2893 PWM Controller</td>
<td>AUX MOSFET ( V_{GS} ) in phase with main MOSFET ( V_{GS} ) – UCC2891 PWM Controller</td>
</tr>
</tbody>
</table>

Compared to the high-side counterpart, the low-side clamp yields a slightly higher but better controlled clamp voltage when the transformer turns ratio is properly selected according to Figure 2. The gate drive circuit for the low-side clamp AUX MOSFET is also simpler, since a gate drive transformer is not required. When the input voltage range is two to one or greater, the low-side clamp is a good choice since a higher duty cycle can be tolerated with less variation in clamp voltage.

Whether a high-side or low-side clamp is applied, the efficiency and performance benefits are huge compared to the better known RCD clamp and resonant reset techniques. With the advantage and flexibility of advanced PWM controllers such as the UCC2891 family, the complexities normally associated with implementing active clamp transformer reset are greatly simplified.

### 8 References


2. **Design Considerations for Active Clamp and Reset Technique**, Power Supply Design Seminar SEM–1100, Topic 3, by Dhaval Dalal, Texas Instruments Literature No. SLUP112


4. **Designing for High Efficiency with the UCC289/1/2/3/4 Active Clamp PWM Controller**, Application Note by Steve Mappus, Texas Instruments Literature No. SLUA303
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Amplifiers</td>
<td>Audio</td>
</tr>
<tr>
<td>Data Converters</td>
<td>Automotive</td>
</tr>
<tr>
<td>DSP</td>
<td>Broadband</td>
</tr>
<tr>
<td>Interface</td>
<td>Digital Control</td>
</tr>
<tr>
<td>Logic</td>
<td>Military</td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Optical Networking</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Security</td>
</tr>
<tr>
<td></td>
<td>Telephony</td>
</tr>
<tr>
<td></td>
<td>Video &amp; Imaging</td>
</tr>
<tr>
<td></td>
<td>Wireless</td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated