bq20z70/90 Printed-Circuit Board Layout Guide

Doug Williams  Battery Management

ABSTRACT

Attention to layout is critical to the success of any battery management circuit board. The mixture of high-current paths with an ultralow-current microcontroller creates the potential for design issues that can be challenging to solve. This application report presents guidelines to ensure a stable and well-performing project.

Contents

1 Introduction .................................................................................................................. 2
2 IC Orientation ............................................................................................................. 2
3 bq20z70/90 Power Supply Decoupling Capacitor ................................................... 2
4 bq29330 AFE Capacitors .......................................................................................... 3
5 MRST Connection ...................................................................................................... 4
6 Communication Line Protection Components ......................................................... 4
7 Protector FET Bypass and Pack Terminal Bypass Capacitors .................................. 4
8 Ground System .......................................................................................................... 5
9 Kelvin Connections .................................................................................................... 5
10 Board Offset Considerations .................................................................................... 6
11 ESD Spark Gap .......................................................................................................... 7
12 Radio Frequency Interference ..................................................................................... 7
13 Unwanted Magnetic Coupling ................................................................................... 7

List of Figures

1 Orient the Chipset to Take Advantage of Easy Interconnection .................................. 2
2 Recommended Placement of Decoupling and RBI Capacitors .................................. 3
3 Preferred Method. Capacitor Absorbs Incoming ESD From PACK(−) ........................... 3
4 ESD From PACK– Can More Easily Affect Internal Registers .................................... 4
5 Use Wide Copper Traces to Lower the Inductance of Bypass Capacitors C1, C2, and C3 ......................................................................................................................... 4
6 ICs Use a Low-Current Ground System. Ground Plane is Optional. ......................... 5
7 Incorrect: Sensing Through High-Current Copper Traces Produces Measurement Errors ......................................................................................................................... 5
8 Correct: In Some Cases, Top and Bottom Cell Voltage Sensing May Be Extended Out to Cells .................................................................................................................. 6
9 Differential Filter Components With Symmetrical Layout ......................................... 6
10 Recommended Spark-Gap Pattern Helps Protect Communication Lines From ESD ... 7
11 Separating High- and Low-Current Sections Provides an Advantage in Noise Immunity ......................................................................................................................... 8
12 Avoid Close Spacing Between High-Current and Low-Level Signal Lines ............... 8
1 Introduction

Attention to layout is critical to the success of any battery management circuit board. The mixture of high-current paths with an ultralow-current microcontroller creates the potential for design issues that are not always trivial to solve. Careful placement and routing with regard to the principles described in the following text can ensure success.

2 IC Orientation

The design of the pinouts has been improved to simplify the printed-circuit board layout. The recommended orientation of the two ICs is shown in Figure 1. With this technique, a board that required four layers with previous chipsets of bq20z80/bq29312 or bq208x/bq29312 can often be designed on only two layers.

![Figure 1. Orient the Chipset to Take Advantage of Easy Interconnection](image)

3 bq20z70/90 Power Supply Decoupling Capacitor

Power supply decoupling from \( V_{CC} \) to ground is important for optimal operation of the bq20z70/90 advanced gas gauge. To keep the loop area small, place this capacitor next to the IC and use the shortest possible traces. A large-loop area renders the capacitor useless and forms a small-loop antenna for noise pickup.

Ideally, the traces on each side of the capacitor should be the same length and run in the same direction to avoid differential noise during ESD. If possible, place a via near the VSS pin to a ground plane layer.

Placement of the RBI capacitor is not as critical. It can be placed further away from the IC as shown in Figure 2.
4 bq29330 AFE Capacitors

Power supply decoupling for the bq29330 requires a pair of 1-μF ceramic capacitors from pin 13 (BAT) and pin 19 (VCC). These should be placed reasonably close to the IC, without using long traces back to VSS on pin 23.

The 3.3-V LED output requires a 4.7-μF ceramic capacitor when LEDs are used, but still requires 2.2-μF for loop stability when LEDs are not used, as with the bq20z70. This capacitor also should be placed as close as is practical to the IC.

The LDO voltage regulator within the bq29330 requires a 1-μF ceramic capacitor to be placed fairly close to the REG pin. This capacitor is for amplifier loop stabilization as well as an energy well for the 2.5-V supply.

Unwanted ESD hits to the AFE can have undesirable effects. Although the bq20z70/90 firmware has built-in routines to repair unwanted alteration of the internal registers, it is not easy to protect against an unwanted LDO shutdown, which would require application of the charger to restart the gas gauge. It has been experimentally determined that the placement of the capacitor on the REG pin can be helpful in diverting ESD current away from the AFE. The idea is to place the ground of the REG capacitor between the device ground and PACK(–) as shown in Figure 3. With this method, the capacitor absorbs an ESD hit to PACK plus, preventing unwanted LDO turnoff. The layout of Figure 4 is not recommended.

Figure 2. Recommended Placement of Decoupling and RBI Capacitors

Figure 3. Preferred Method. Capacitor Absorbs Incoming ESD From PACK(–)
5 **MRST Connection**

XRST (AFE) and MRST (GG) are connected to allow the AFE to control the gas gauge reset state. The connection between these pins must be as short as possible in order to avoid any incoming noise. With the recommended orientation of the two ICs, direct interconnection will not cause a problem. If unwanted resets are found, one or more of the following solutions may be effective:

- Add a 0.1-µF capacitor between MRST and ground.
- Provide a 1-kΩ pullup resistor to 2.5 V at MRST.
- Surround the entire circuit with a ground pattern.

Again, these steps are not normally required if the ICs are located close together. If a test pin is added at MRST, it should be provided with a 10-kΩ series resistor.

6 **Communication Line Protection Components**

The 5.6-V Zener diodes, used to protect the communication pins of the bq20z70/90 from ESD, should be located as close as possible to the pack connector. The grounded end of these Zener diodes should be returned to the Pack(–) node, rather than to the low-current digital ground system. This way, ESD is diverted away from the sensitive electronics as much as possible.

7 **Protector FET Bypass and Pack Terminal Bypass Capacitors**

The general principle is to use wide copper traces to lower the inductance of the bypass capacitor circuit. In Figure 5, an example layout demonstrates this technique.

---

Figure 4. ESD From PACK– Can More Easily Affect Internal Registers

Figure 5. Use Wide Copper Traces to Lower the Inductance of Bypass Capacitors C1, C2, and C3


8 Ground System

The bq20z70/90 and bq29330 require a low-current ground system separate from the high-current PACK(−) path. ESD ground is defined along the high-current path from the Pack(−) terminal to the sense resistor. See the ground symbols in the bq20z70/90 reference design, and provide the separate low-current ground system accordingly. It is important that the low-current ground systems only connect to PACK(−) at the sense resistor Kelvin pick-off point as shown in Figure 6. The use of an optional inner layer ground plane is recommended for the low-current ground system.

![Figure 6. ICs Use a Low-Current Ground System. Ground Plane is Optional.](image)

9 Kelvin Connections

Kelvin voltage sensing is extremely important in order to accurately measure current and top and bottom cell voltages. Figure 7 and Figure 8 below demonstrate correct and incorrect techniques.

![Figure 7. Incorrect: Sensing Through High-Current Copper Traces Produces Measurement Errors](image)
10  **Board Offset Considerations**

Although the most important component for board offset reduction is the decoupling capacitor for Vcc, additional benefit is possible by using this recommended pattern for the Coulomb Counter differential low-pass filter network. Maintain the symmetrical placement pattern shown for optimum current offset performance. Use symmetrical shielded differential traces, if possible, from the sense resistor to the 100-Ω resistors as shown in Figure 9.

![Diagram showing board layout considerations](image-url)
11 ESD Spark Gap

Protect SMBus Clock, Data, and other communication lines from ESD with a spark gap at the connector. The pattern below is recommended, with 0.2-mm spacing between the points.

![Spark Gap Pattern](image)

**Figure 10. Recommended Spark-Gap Pattern Helps Protect Communication Lines From ESD.**

12 Radio Frequency Interference

Normally, strong RF signals have no effect on gas gauge performance. However, it should be understood that any silicon structure can rectify RF signals, producing unwanted voltages and currents at critical nodes. The most vulnerable node on the bq20z70/90 reference design is the SAFE output, which feeds into a signal diode, followed by an FET gate and shunt capacitor. This type of network demodulates an RF signal and can produce enough DC on the gate of the fuse ignition FET to actually blow the fuse. The solution is to keep the trace from the SAFE output to the diode as short as possible to reduce its effectiveness as an antenna. Alternately, both sides of the trace can be guarded with grounded copper.

13 Unwanted Magnetic Coupling

A battery fuel gauge circuit board is a challenging environment due to the fundamental incompatibility of high-current traces and ultra-low current semiconductor devices. The best way to protect against unwanted trace-to-trace coupling is with a component placement such as that shown in Figure 11, where the high-current section is on the opposite side of the board from the electronic devices. Clearly this is not possible in many situations due to mechanical constraints. Still, every attempt should be made to route high-current traces away from signal traces, which enter the bq20z70/90 directly.

IC references and registers can be disturbed and in rare cases damaged due to magnetic and capacitive coupling from the high-current path. Note that during surge current and ESD events, the high-current traces appear inductive and can couple unwanted noise into sensitive nodes of the gas gauge electronics, as illustrated in Figure 12.
Unwanted Magnetic Coupling

Figure 11. Separating High- and Low-Current Sections Provides an Advantage in Noise Immunity

Figure 12. Avoid Close Spacing Between High-Current and Low-Level Signal Lines
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Amplifiers</td>
<td>Audio</td>
</tr>
<tr>
<td>Data Converters</td>
<td>Automotive</td>
</tr>
<tr>
<td>DSP</td>
<td>Broadband</td>
</tr>
<tr>
<td>Interface</td>
<td>Digital Control</td>
</tr>
<tr>
<td>Logic</td>
<td>Military</td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Optical Networking</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Security</td>
</tr>
<tr>
<td>Low Power Wireless</td>
<td>Telephony</td>
</tr>
<tr>
<td></td>
<td>Video &amp; Imaging</td>
</tr>
<tr>
<td></td>
<td>Wireless</td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated