Configuring the bq27505-J4 Data Flash

Ming Yu

ABSTRACT

The bq27505 has many data flash constants that can configure the device with various, different options for most features. The data flash of the bq27505 is split into sections, which are described in detail in this document.

Contents

1 Glossary ........................................................................................................................................... 1
2 Configurations ............................................................................................................................... 2
3 System Data .................................................................................................................................. 11
4 Gas Gauging ................................................................................................................................. 12
5 Ra Table ....................................................................................................................................... 17
6 Default Ra Tables .......................................................................................................................... 19
7 OCV Tables ................................................................................................................................... 20
8 Calibration ..................................................................................................................................... 22
9 Security .......................................................................................................................................... 24

List of Figures

1 Configuration Screen ..................................................................................................................... 2
2 System Data Screen ....................................................................................................................... 11
3 Gas Gauging Screen ....................................................................................................................... 12
4 Ra Table Screen ............................................................................................................................ 17
5 Default Ra Table Screen ............................................................................................................... 19
6 OCV Table ...................................................................................................................................... 21
7 Calibration Screen ......................................................................................................................... 22
8 Security Screen .............................................................................................................................. 24

List of Tables

1 IWAKE Threshold Settings ........................................................................................................... 8
2 Delta Voltage Selection ................................................................................................................ 10

1 Glossary

FCC: Full charge capacity
Flag: This word usually represents a read-only status bit that indicates some action has occurred or is occurring. This bit typically cannot be modified by the user.
RCA: Remaining capacity alarm
RM: Remaining capacity
SOC: This generic acronym means state-of-charge. It can also mean RSOC (Relative SOC) or percentage of actual chemical capacity.
System: The word system is sometimes used in this document. When used, it always means a host system that is consuming current from the battery pack that includes the bq27505.

Italics: All words in this document that are in italics represent names of data flash locations exactly as they are shown in the EV software.

Bold Italics: All words that are bold italic represent SBS-compliant registers exactly as they are shown in the EV software.

[brackets]: All words or letters in brackets represent bit/flag names exactly as they are shown in the SBS and data flash in the EV software.

(–): This is commonly used in this document to represent a minus sign. It is written this way to ensure that the sign is not lost in the translation of formulas in the text of this document.

2 Configurations

Figure 1. Configuration Screen

2.1 Safety

OT Chg

When the pack temperature measured by Temperature rises to or above the Over Temperature Charge (OT Chg) threshold while charging (Current > Chg Current Threshold), then the Over Temperature in charge direction [OTC] is set in Flags after OT Chg Time. If the OTC condition clears prior to the expiration of the OT Chg Time timer, then no [OTC] is set in Flags. If the condition does not clear, then [OTC] is set in Flags.
**Normal Setting:** This setting depends on the environment temperature and the battery specification. Verify that the battery specification allows temperatures up to this setting while charging, and verify that these setting are sufficient for the application temperature. The default is 55°C, which is sufficient for most Li-ion applications.

**OT Chg Time**

See **OT Chg**. This is a buffer time allotted for Over Temperature in the charge direction condition. The timer starts every time that **Temperature** measured is greater than **OT Chg** and while charging. When the timer expires, the bq27505 forces an [OTC] in **Flags**. Setting the **OT Chg Time** to 0 disables this function.

**Normal Setting:** This is normally set to 2 seconds which is sufficient for most applications. Temperature is normally a slow-acting condition that does not need high-speed triggering. It must be set long enough to prevent false triggering of the [OTC] in **Flags**, but short enough to prevent damage to the battery pack.

**OT Chg Recovery**

**OT Chg Recovery** is the temperature at which the battery recovers from an **OT Chg** fault. This is the only recovery method for an **OT Chg** fault.

**Normal Setting:** The default is 50°C which is a 5-degree difference from the **OT Chg**.

**OT Dsg**

When the pack temperature measured by **Temperature** rises to or above this threshold while discharging (Current < (-)(Dsg Current Threshold)), then the Over Temperature in discharge direction [OTD] is set in **Flags** after **OT Dsg Time**. If the OTD condition clears prior to the expiration of the **OT Dsg Time** timer, then no [OTD] is set in **Flags**. If the condition does not clear, then [OTD] is set in **Flags**.

**Normal Setting:** This setting depends on the environment temperature and the battery specification. Verify that the battery specification allows temperatures up to this setting while charging, and verify that these setting are sufficient for the application temperature. The default is 60°C which is sufficient for most Li-ion applications. The default **OT Dsg** setting is higher than the default **OT Chg** because Li-ion can handle a higher temperature in the discharge direction than in the charge direction.

**OT Dsg Time**

See **OT Dsg**. This is a buffer time allotted for Over Temperature in the discharge direction condition. The timer starts every time that **Temperature** measured is greater than **OT Dsg** and while discharging. When the timer expires, then the bq27505 forces an [OTD] in **Flags**. Setting the **OT Dsg Time** to 0 disables this function.

**Normal Setting:** This is normally set to 2 seconds which is sufficient for most applications. Temperature is normally a slow-acting condition that does not need high-speed triggering. It must be set long enough to prevent false triggering of the [OTD] in **Flags**, but short enough to prevent damage to the battery pack.

**OT Dsg Recovery**

**OT Dsg Recovery** is the temperature at which the battery recovers from an **OT Dsg** fault. This is the only recovery method for an **OT Dsg** fault.

**Normal Setting:** The default is 55°C which is a 5-degree difference from the **OT Dsg**.

### 2.2 Charge Inhibit Configuration

**Chg Inhibit Temp Low**

If pack temperature measured by **Temperature** falls to or below the charge inhibit temperature low (Chg Inhibit Temp Low) threshold while charging (Current > Chg Current Threshold), then the Charge Inhibit [CHG_INH] is set in Flags. The [CHG_INH] is reset to 0 (zero) once battery temperature returns to the range [Chg Inhibit Temp Low + Temp Hys, Chg Inhibit Temp High - Temp Hys].

**Normal Setting:** This setting depends on the environment temperature and the battery specification. Verify that the battery specification allows temperatures up to this setting while charging, and verify that these setting are sufficient for the application temperature. The default is 0°C, which is sufficient for most Li-ion applications.
Chg Inhibit Temp High

If the pack temperature measured by Temperature rises to or above the charge inhibit temperature high (Chg Inhibit Temp high) threshold while charging (Current > Chg Current Threshold), then the Charge Inhibit [CHG_INH] is set in Flags. The [CHG_INH] is reset to 0 once battery temperature returns to the range [Chg Inhibit Temp Low + Temp Hys, Chg Inhibit Temp High – Temp Hys].

Normal Setting: This setting depends on the environment temperature and the battery specification. Verify that the battery specification allows temperatures up to this setting while charging, and verify that these setting are sufficient for the application temperature. The default is 45°C, which is sufficient for most Li-ion applications.

Temp Hys

When pack temperature is measured by Temperature, the temperature hysteresis (Temp Hys) is defined to prevent false temperature measurement.

Normal Setting: This setting depends on the environment temperature and the battery specification. Verify that the battery specification allows temperatures up to this setting while charging, and verify that these setting are sufficient for the application temperature. The default is 5°C, which is sufficient for most Li-ion applications.

2.3 Charge

Charging Voltage

The bq27505 uses this value along with Taper Voltage to detect charge termination.

Normal Setting: This value depends on the charger that is expected to be used for the battery pack containing the bq27505. The default is 4.2 V.

Delta Temp

If the pack temperature measured by Temperature is outside the suspend temperature range [Suspend Low Temp, Suspend High Temp] threshold while charging (Current > Chg Current Threshold), then the Charge Suspend Alert [XCHG] is set in Flags. The Charge Suspend Alert [XCHG] is reset to 0 once battery temperature returns to the range [Suspend Low Temp + Delta Temp, Suspend High Temp -Delta Temp).

Normal Setting: This value depends on the charger that is expected to be used for the battery pack containing the bq27505. The default is 5°C.

Suspend Low Temp

When the pack temperature measured by Temperature falls to or below the suspend low temperature (Suspend Low Temp) threshold while charging (Current > Chg Current Threshold), then the Charge Suspend Alert [XCHG] is set in Flags.

Normal Setting: This value depends on the charger that is expected to be used for the battery pack containing the bq27505. The default is (–)5°C.

Suspend High Temp

When the pack temperature measured by Temperature rises to or above the suspend high temperature (Suspend High Temp) threshold while charging (Current > Chg Current Threshold), then the Charge Suspend Alert [XCHG] is set in Flags.

Normal Setting: This value depends on the charger that is expected to be used for the battery pack containing the bq27505. The default is 55°C.

2.4 Charge Termination

Taper Count

Taper Current is used in the Primary Charge Termination algorithm. Average Current is integrated over each of the two Current Taper Window periods separately, and then they are averaged separately to give two averages. Both of these averages must be below the Taper Current to qualify for a Primary Charge Termination. In total, a primary charge termination has the following requirements:

1. During two consecutive periods of Current Taper Window, the Average Current is < Taper Current.
2. During the same periods, the accumulated change in capacity > 0.25 mAh/Current Taper Window.


When this occurs, the [FC] bit of Flags( ) is set and [CHG] bit is cleared. Also, if the [RMFCC] bit of Operation Config is set, then Remaining Capacity is set equal to Full Charge Capacity.

**Normal Setting:** This register depends on battery cell characteristics and charger specifications, but typical values are C/10 to C/20. Average Current is not used for this qualification because its time constant is not the same as the Current Taper Window. The reason for making two Current Taper qualifications is to prevent false current taper qualifications. False primary terminations happen with pulse charging and with random starting and stopping of the charge current. This is particularly critical at the beginning or end of the qualification period. It is important to note that as the Current Taper Window value is increased, the current range in the second requirement for primary charge termination is lowered. If you increase the Current Taper Window, then the current used to integrate to the 0.25 mAh is decreased; so, this threshold becomes more sensitive. Therefore, take care when modifying the Current Taper Window. The default is 100 mA.

**Min Taper Capacity**

During Primary Charge Termination detection, one of the three requirements is that the accumulated change in capacity > 0.25 mAh per Current Taper Window or that the bq27505 starts trying to qualify a termination. It must be above this Min Taper Capacity before bq27505 starts trying to detect a primary charge termination.

**Normal Setting:** If the value selected is too high, then it can cause no termination or late termination detection. An example value is 0.25 mAh.

**Taper Voltage**

During Primary Charge Termination detection, one of the three requirements is that Voltage must be above (Charging Voltage – Taper Voltage) for the bq27505 to start trying to qualify a termination. It must be above this voltage before bq27505 starts trying to detect a primary charge termination.

**Normal Setting:** This value depends on charger characteristics. It needs to be set so that ripple voltage, noise, and charger tolerances are taken into account. A high value selected can cause early termination. If the value selected is too low, then it can cause no termination or late termination detection. An example value is 100 mV (see Taper Current).

**Current Taper Window**

During Primary Charge Termination detection, all three requirements as described in Taper Current must be valid for two periods of this Current Taper Window for the bq27505 to detect a primary charge termination.

**Normal Setting:** This register does not need to be modified for most applications. It is important to note that as the Current Taper Window value is increased, the current range in the second requirement for primary charge termination is lowered. If the user increases the Current Taper Window, then the current used to integrate to the 0.25 mAh is decreased; so, this threshold becomes more sensitive. Therefore, take care when modifying the Current Taper Window. The default value is 40 seconds.

**FC Set %**

This is the Full Charge Set. If set to –1, it signals that the FC (Full Charge) bit will not be set until taper termination is detected. Otherwise, FC is set when CC counted charge, SOC, gets to this specified percent.

**Normal Setting:** If the value selected is too high, then it can cause no termination or late termination detection. An example value is 99%.

**FC Clear %**

This is the Full Charge Clear. It is the SOC % at which the FC bit is cleared when discharging starts.

**Normal Setting:** An example value is 98%
2.5 Data

Initial Standby
This is the first value that is reported in **Standby Current**. The **Standby Current** value is updated every 1 second when the measured current is above the **Deadband** and is less than or equal to 2 × **Initial Standby Current**.

**Normal Setting:** This value depends on the system. The initial standby current is the current load drawn by the system when in low-power mode. The default value is (−) 10 mA.

Initial MaxLoad
This is the first value that is reported in **MaxLoad Current**. If the measured current is ever greater than **Initial MaxLoad Current**, then **MaxLoad Current** updates to the new current. MaxLoad Current is reduced to the average of the previous value and **Initial MaxLoad Current** whenever the battery is charged to full after a previous discharge to an SOC less than 50%. This prevents the reported value from maintaining an unusually high value.

**Normal Setting:** This value depends on the system. The default value is (−) 500 mA.

CC Threshold
This value is always used to increment **Cycle Count**. When the bq27505 accumulates enough discharge capacity equal to the **CC Threshold**, then it increments **Cycle Count** by 1. This discharge capacity does not have to be consecutive. The internal register that accumulates the discharge is not cleared at any time except when the internal accumulating register equals the **CC Threshold**, and increments Cycle Count.

**Normal Setting:** This is normally set to about 90% of the **Design Capacity**. The default is 900 mAh.

Design Capacity
This value is used for the compensated battery capacity remaining and capacity when fully charged calculations that are done by the bq27505.

**Normal Setting:** This value must be set based on the application battery specification. See the battery manufacturer’s data sheet. The default is 1000 mAh.

SOH Load
This value is used for calculate SOH. It is the rate passed into the IT simulation routine to calculate SOH. Normal Setting: It defaults to –400 mA.

Default Temperature
This value is used for temperature register initialization before Temperature is measured. **Normal Setting:** The default is 25°C.

Device Name
This is string data that can be a maximum of 7 characters. This field does not affect the operation, nor is it used by the part in any way. It is returned by reading addresses 0x63 through 0x69. The default is the ASCII values for “bq27505”.

2.6 Discharge
The bq27505 has two flags accessed by the Flags that warn when the battery’s SOC has fallen to critical levels.

**SOC1 Set Threshold**
When **Remaining Capacity** falls below the first capacity threshold, specified in **SOC1 Set Threshold**, the [SOC1] (State of Charge Initial) bit is set in **Flags**. This bit is cleared once **Remaining Capacity** rises above **SOC1 Clear Threshold**. The bq27505’s BAT_LOW pin automatically reflects the status of the [SOC1] bit in **Flags**.

**Normal Setting:** This is a user preference. It is normally set to approximately 150 mAh.

**SOC1 Clear Threshold**
When **Remaining Capacity** rises to or above this value set by **SOC1 Clear Threshold**, then [SOC1] in **Flags** is cleared.
**Normal Setting:** This is a user preference. If used, it is normally set approximately 10 mAh higher than **SOC1 Set Threshold.** In this case, it is set to 175 mAh.

**SysDown Set Volt Threshold**

When **Voltage** falls below the system shutdown threshold voltage, specified in **SysDown Set Volt Threshold,** for **SysDown Set Volt Time,** the [SYSDOWN] flag is set, serving as a final warning to shut down the system. The SOC_INT also signals.

**Normal Setting:** This is a user preference. It is normally set to approximately 3150 mV.

**SysDown Set Volt Time**

When **Voltage** falls below the system shutdown threshold voltage, specified in **SysDown Set Volt Threshold,** for **SysDown Set Volt Time,** the [SYSDOWN] flag is set

**Normal Setting:** This is a user preference. It is normally set at approximately 2 seconds.

**SysDown Clear Volt Threshold**

When **Voltage** rises above the system down clear threshold voltage, specified in **SysDown Set Volt Threshold,** and the [SYSDOWN] flag has already been set, the [SYSDOWN] flag is cleared.

**Normal Setting:** This is a user preference. It is normally set to approximately 3400 mV.

**Final Voltage**

When the voltage is discharged to **Final Voltage,** the SOC is set to 0.

**Normal Setting:** This is a user preference. It is normally set to approximately 3000 mV.

**Def Cell 0 DoD at EOC**

Default Cell 0 Depth of Discharge (DoD) at the End of Charge (EOC)

**Normal Setting:** This register must never be manually changed. It is normally set at approximately 0.

**Def Cell 1 DoD at EOC**

Default Cell 1 Depth of Discharge (DoD) at the End of Charge (EOC)

**Normal Setting:** This register must never be manually changed. It is normally set at approximately 0.

**Def Avg I Last Run**

Default average current during last discharge cycle from beginning to the end.

**Normal Setting:** It is normally set to the value from last learning cycle.

**Def Avg P Last Run**

Default average power during last discharge cycle from beginning to the end.

**Normal Setting:** It is normally set to the value from last learning cycle

### 2.7 Integrity Data

**Full Reset Counter**

Not available on bq27505.

### 2.8 Registers

**Op Config**

This register is used to enable or disable various functions of the bq27505.

<table>
<thead>
<tr>
<th>RESCAP</th>
<th>BATG_OVR</th>
<th>INT_BREM</th>
<th>PFC_CFG1</th>
<th>PFC_CFG0</th>
<th>I_WAKE</th>
<th>RSNS1</th>
<th>RSNS0</th>
</tr>
</thead>
<tbody>
<tr>
<td>INT_FOCV</td>
<td>IDELEN</td>
<td>SLEEP</td>
<td>RMFCC</td>
<td>SOCI_POL</td>
<td>BATG_POL</td>
<td>BATL_POL</td>
<td>TEMPS</td>
</tr>
</tbody>
</table>

- **RESCAP [15]:** If set, a no-load rate of compensation is applied to the reserve capacity.
  
  **Normal Setting:** This bit defaults to 0.

- **BATG_OVR [14]:** BAT_GD override bit. If the gauge enters Hibernate only due to the cell voltage, the BAT_GD does not negate. True when set.

  **Normal Setting:** This bit defaults to 0.
• INT_BREM [13]: battery removal interrupt bit. The SOC_INT pulses 1 ms when the battery removal interrupt is enabled. True when set.
   **Normal Setting:** This bit defaults to 0

• PFC_CFG1/PFC_CFG0 [12, 11]: Pin Function Code (PFC) mode selection: PFC 0, 1, or 2 selected by 0/0, 0/1, or 1/0, respectively.
   **Normal Setting:** PFC defaults to 1 (0/1)

• IWAKE, RSNS1, RSNS0 [10, 9, 8]: The wake-up comparator is used to indicate a change in cell current while the bq27505 is in either Sleep or Hibernate modes. Op Config uses bits [RSNS1-RSNS0] to set the sense resistor selection. Op Config uses the [IWAKE] bit to select one of two possible voltage threshold ranges for the given sense resistor selection. An internal interrupt is generated when the threshold is breached in either charge or discharge directions. A setting of 0x00 of RSNS1 and RSNS0 disables this feature. See Table 1 for values
   **Normal Setting:** The default setting for these bits is 001.

• INT_FOCV [7]: Indication of the measurement of the OCV during the initialization. The SOC_INT pulses during the first measurement if this bit is set. True when set.
   **Normal Setting:** This bit defaults to a 0.

• IDSELEN [6]: Enable cell profile selection feature. True when set.
   **Normal Setting:** This bit defaults to a 0.

• SLEEP [5]: If set, the gas gauge can enter sleep if operating conditions allow. The bq27505 enters SLEEP if \( \text{Average Current} \leq \text{Sleep Current} \).
   **Normal Setting:** This bit defaults to a 1, which must be used in most applications. Only a few reasons require this bit to be set to 0.

• RMFCC [4]: If set, on valid charge termination, **Remaining Capacity** is updated with the value from **Full Charge Capacity** on valid charge termination.
   **Normal Setting:** The default setting for this bit is 1.

• SOCI_POL [3]: SOC interrupt polarity is active-low. True when cleared.
   **Normal Setting:** The default setting is 0.

• BATG_POL [2]: BAT_GD pin is active-low. True when cleared.
   **Normal Setting:** The default setting is 0.

• BATL_POL [1]: BAT_GD pin is active-high. True when set.
   **Normal Setting:** The default setting is 1.

• TEMPS [0]: This bit is used to tell the bq27505 the temperature sensor configuration. The bq27505 can use an external sensor, and an internal sensor is also available, if needed. These sensors are able to use two configurations to report temperature in the **Temperature** register.
  – 1 = Temperature sensor TS1 is used to generate **Temperature**.
  – 0 = Internal temperature sensor is used to generate **Temperature**.
   **Normal Setting:** The default setting for this bit is 1. The bq27505 requires a Semitec 103AT NTC thermistor. The internal temperature sensor is slightly less accurate than using a Semitec 103AT and is not recommended. It also is not as accurate because it cannot be placed as close to the battery cells in the application as can an external thermistor.

### Table 1. IWAKE Threshold Settings

<table>
<thead>
<tr>
<th>RSNS1</th>
<th>RSNS0</th>
<th>IWAKE</th>
<th>Vth(SRP-SRN)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Disabled</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Disabled</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>+1.25 mV or –1.25 mV</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>+2.5 mV or –2.5 mV</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>+2.5 mV or –2.5 mV</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>+5 mV or –5 mV</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>+5 mV or –5 mV</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>+10 mV or –10 mV</td>
</tr>
</tbody>
</table>

(1) The actual resistance value versus the setting of the sense resistor is not important; just the actual voltage threshold when calculating the configuration.
SOC Delta
Determine when to issue SOC_INT due to SOC changing

**Normal Setting:** This is a user preference. It is normally set at approximately 1%.

I2C Timeout
Determine hardware I2C timeout register value.
- 0 - Never
- 1-7 - 0.5-second I2C timeout value

**Normal Setting:** This is a user preference. It defaults to 4 for 2-second timeout.

DF Wr Ind Wait
Determines how long to wait after indicating DF writes starting to actually start the DF write. It is in units of 5 µs.

**Normal Setting:** This is a user preference. It defaults to 0 µs.

OpConfig B
This register is used to enable or disable various functions of the bq27505.

<table>
<thead>
<tr>
<th>WRTEMP</th>
<th>BIE</th>
<th>BL_INT</th>
<th>GNDSEL</th>
<th>BG_INIT</th>
<th>DFWrIndBL</th>
<th>RFACTSTEP</th>
<th>INDFACRES</th>
</tr>
</thead>
</table>

- WRTEMP [7]: Enables the temperature write. The temperature can be written by the host. True when set.
  **Normal Setting:** This bit defaults to 0.
- BIE [6]: Battery insertion detection enable. When the battery insertion detection is disabled, the gauge relies on the host command to set the BAD_SEL bit. True when set.
  **Normal Setting:** This bit defaults to 1.
- BL_INT [5]: Battery low interrupt enable. True when set.
  **Normal Setting:** This bit defaults to 0
- GNDSEL [4]: ADC ground select control. The Vss (Pin D1) is selected as ADC ground reference when the bit is cleared. Pin A1 is selected as ADC ground reference when the bit is set.
  **Normal Setting:** This bit defaults to 1.
- BG_INIT [3]: BAT_GD assertion enable during the initialization. This is for applications that need the system to be powered up quickly. True when set.
  **Normal Setting:** This bit defaults to 0.
- DFWrIndBL [2]: DataFlash Write Indication. SOC_INT is used for indication if the bit is cleared. BAT_LOW is used for indication if the bit is set.
  **Normal Setting:** This bit defaults to 0.
- RFACTSTEP [1]: Use Min and Max Res Factor to limit resistance change. True when set
  **Normal Setting:** This bit defaults to 1.
- INDFACRES [0]: Indicate when factory restore is in progress. True when set.
  **Normal Setting:** This bit defaults to 1.

Debug Options
This register can be configured for debug purpose.

<table>
<thead>
<tr>
<th>RSVD</th>
<th>RSVD</th>
<th>RSVD</th>
<th>RSVD</th>
<th>RSVD</th>
<th>IntOnRmeas</th>
<th>DeltaVOpt1</th>
<th>DeltaVOpt0</th>
</tr>
</thead>
</table>

- RSVD [7, 6, 5, 4, 3]: These bits are reserved (RSVD).
- IntOnRmeas [2]: Interrupt on R measurement. Not used
- DeltaVOpt1, DeltaVOpt0 [1, 0]: configuration bits for IT to use different Delta V selection. See Table 2

**Normal Setting:** This bit defaults to 0.
Table 2. Delta Voltage Selection

<table>
<thead>
<tr>
<th>DeltaVOpt 1</th>
<th>DeltaVOpt 0</th>
<th>Delta V Selection</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Standard</td>
<td>Average variance from short load spike to steady-state voltage is used to determine end of discharge voltage</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>No Averaging</td>
<td>Last instantaneous change in voltage from steady state used to determine end of discharge voltage</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Minimum Delta V</td>
<td>Value in <em>Min Delta Voltage</em> is used</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Unused</td>
<td></td>
</tr>
</tbody>
</table>

2.9 Power

Flash Update OK Voltage

This register controls one of several data flash protection features. It is critical that data flash is not updated when the battery voltage is too low. Data flash programming takes much more current than normal operation of the bq27505, and with a depleted battery, this current can cause the battery voltage to drop dramatically, forcing the bq27505 into reset before completing a data flash write. The effects of an incomplete data flash write can corrupt the memory, resulting in unpredictable and extremely undesirable results. The voltage setting in Flash Update OK Voltage is used to prevent any writes to the data flash below this value. If a charger is detected, then this register is ignored.

**Normal Setting:** The default for this register is 2800 mV. Ensure that this register is set to a voltage where the battery has plenty of capacity to support data flash writes but below any normal battery operation conditions.

Sleep Current

When Average Current is less than Sleep Current or greater than (−) Sleep Current in mA, the bq27505 enters SLEEP mode if the feature is enabled (Op Config [SLEEP] = 1). The bq27505 does an analog-to-digital converter (ADC) calibration and then goes to sleep.

**Normal Setting:** This setting must be below any normal application currents. The default is 10 mA, which is sufficient for most applications.

Hibernate I

When Average Current is less than Hibernate I or greater than (−) Hibernate I in mA, the bq27505 enters Hibernate mode if Control Status [HIBERNATE] = 1.

**Normal Setting:** This setting must be below any normal application currents. The default is 8 mA, which is sufficient for most applications.

Hibernate V

When Voltage is less than Hibernate V or greater than (−) Hibernate V in mV, the bq27505 enters Hibernate mode if Control Status [HIBERNATE] = 1.

**Normal Setting:** This setting must be below any normal application currents. The default is 2550 mV, which is sufficient for most applications.
3 System Data

Figure 2. System Data Screen

3.1 Manufacturer Info

Block A

This is string data that can be any user data. It can be a maximum of 8 characters.

**Normal Setting:** Can be used for any user data. The default is all data 0.

Block B

This is string data that can be any user data. It can be a maximum of 8 characters.

**Normal Setting:** Can be used for any user data. The default is all data 0.
4 Gas Gauging

4.1 IT Cfg

Load Select defines the type of power or current model to be used for Remaining Capacity computation in the Impedance Track™ algorithm.

If Load Mode = Constant Current, then the following options are available:

0 = Average discharge current from previous cycle: An internal register records the average discharge current through each entire discharge cycle. The previous average is stored in this register.

1 = Present average discharge current (default): This is the average discharge current from the beginning of this discharge cycle until present time.

2 = Current: Based off of Current

3 = Average Current: Based off of Average Current

4 = Design Capacity/5: C Rate based off of Design Capacity/5 or a C/5 rate in mA.

5 = At Rate (mA): Use whatever current is in At Rate register.

6 = User Rate-mA: Use the value in User Rate-mA. This gives a completely user-configurable method.

If Load Mode = Constant Power, then the following options are available:
0 = Average discharge power from previous cycle: An internal register records the average discharge power through each entire discharge cycle. The previous average is stored in this register.

1 = Present average discharge power (default): This is the average discharge power from the beginning of this discharge cycle until present time.

2 = Current × Voltage: Based off of Current and Voltage

3 = Average Current × Voltage: Based off of Average Current and Voltage

4 = Design Energy/5: C Rate based off of Design Energy/5 or a C/5 rate in mA

5 = At Rate (10 mW): Use whatever value is in At Rate register.

6 = User Rate-mW: Use the value in User Rate-mW. This gives a completely user-configurable method.

**Normal Setting:** The default for this register is 1. This is application dependent.

**Load Mode**

Load Mode is used to select either the constant current or constant power model for the Impedance Track™ algorithm as used in Load Select. (See Load Select.)

0: Constant Current Mode
1: Constant Power Mode

**Normal Setting:** This is normally set to 0 (Constant Current Mode) but it is application specific. If the application load profile more closely matches a constant power mode, then set to 1. This provides a better estimation of remaining run time, especially close to the end of discharge where current increases to compensate for decreasing battery voltage.

**Max Res Factor**

Max percentage (ratio) that impedance is allowed to change in a single update in the positive direction.

**Normal Setting:** It is normally set to 30.

**Min Res Factor**

Max percentage (ratio) that impedance is allowed to change in a single update in the positive direction.

**Normal Setting:** It is normally set to 3.

**Ra Filter**

Ra update is filtered. This is the filter factor.

**Normal Setting:** It is normally set to 800.

**Min % Passed Chg for Qm**

Minimum amount of passed charge required to perform a Qmax update.

**Normal Setting:** It defaults to 37%.

**Qmax Filter**

Qmax updates are filtered. This is the filter factor.

**Normal Setting:** This is a user preference. It defaults to 96.

**Terminate Voltage**

Terminate Voltage is used in the Impedance Track™ algorithm to help compute Remaining Capacity. This is the absolute minimum voltage for end of discharge, where the remaining chemical capacity is assumed to be zero.

**Normal Setting:** This register is application dependent. It must be set based on battery cell specifications to prevent damage to the cells or the absolute minimum system input voltage, taking into account impedance drop from the PCB traces, FETs, and wires. The default is 3000 mV.

**User Rate-mA**

User Rate-mA is only used if Load Select is set to 6 and Load Mode = 0. If these criteria are met, then the current stored in this register is used for the Remaining Capacity computation in the Impedance Track™ algorithm. This is the only function that uses this register.
**Normal Setting:** It is unlikely that this register is used. An example application that requires this register is one that has increased predefined current at the end of discharge. With this type of discharge, it is logical to adjust the rate compensation to this period because the IR drop during this end period is affected the moment **Terminate Voltage** is reached. The default is 0 mA.

**User Rate-mW**

User Rate-mW is only used if Load Select is set to 6 and Load Mode = 1. If these criteria are met, then the power stored in this register is used for the **Remaining Capacity** computation in the Impedance Track™ algorithm. This is the only function that uses this register.

**Normal Setting:** It is unlikely that this register is used. An example application that requires this register is one that has increased predefined power at the end of discharge. With this application, it is logical to adjust the rate compensation to this period because the IR drop during this end period is affected the moment Terminate Voltage is reached. The default is 0 to 10-mW units.

**Reserve Cap-mAh**

Reserve Cap-mAh determines how much actual remaining capacity exists after reaching 0 RemainingCapacity before Terminate Voltage is reached. This register is only used if Load Mode is set to 0.

**Normal Setting:** This register defaults to 0, which disables this function. This is the most common setting for this register. This register is application dependent. This is a specialized function for allowing time for a controlled shutdown after 0 Remaining Capacity is reached.

**Reserve Cap-mWh**

Reserve Cap-10mWh determines how much actual remaining capacity exists after reaching 0 Remaining Capacity before Terminate Voltage is reached. This register is only used if Load Mode is set to 1.

**Normal Setting:** This register defaults to 0, which basically disables this function. This is the most common setting for this register. This register is application dependent. This is a specialized function for allowing time for a controlled shutdown after 0 Remaining Capacity is reached.

**Min Delta Voltage**

Minimum delta voltage is used as difference of Voltage( ) during short load spikes and normal load by Impedance Track™ algorithm. Register **Debug Options** is used to configure the selection of which delta voltage to use. Also see **Delta Voltage** for details.

**Normal Setting:** This register defaults to 0.

**Max Sim Rate**

Maximum IT simulation rate (reversed). 2 means C/2.

**Normal Setting:** This register defaults to 2.

**Min Sim Rate**


**Normal Setting:** This register defaults to 20.

**Ra Max Delta**

Maximum allowed Ra. It is set to 15% of grid 4 Ra value after optimization cycle.

**Normal Setting:** This register defaults to 44.

**DeltaV Max dV**

Limits on how far Delta V can grow or shrink on one grid update (in mV).

**Normal Setting:** This register defaults to 10.

### 4.2 Current Thresholds

**Dsg Current Threshold**
This register is used as a threshold by many functions in the bq27505 to determine if actual discharge current is flowing out of the battery. This is independent from [DSG] in Flags, which indicates whether the bq27505 is in discharge mode or charge mode.

**Normal Setting:** The [DSG] flag in Flags is the method for determining charging or discharging. If the bq27505 is charging, then [DSG] is 0 and any other time (Average Current less than or equal to 0) the [DSG] flag is equal to 1. Many algorithms in the bq27505 require more definitive information about whether current is flowing in either the charge or discharge direction. Dsg Current Threshold is used for this purpose. The default for this register is 60 mA which is sufficient for most applications. Set this threshold low enough so that it is below any normal application load current but high enough to prevent noise or drift from affecting the measurement.

### Chg Current Threshold
This register is used as a threshold by many functions in the bq27505 to determine if actual charge current is flowing into the battery. This is independent from [DSG] in Battery Status which indicates whether the bq27505 is in discharge mode or charge mode.

**Normal Setting:** Many algorithms in the bq27505 require more definitive information about whether current is flowing in either the charge or discharge direction. This is what Chg Current Threshold is used for. The default for this register is 75 mA which is sufficient for most applications. Set this threshold low enough so that it is below any normal application load current but high enough to prevent noise or drift from affecting the measurement.

### Quit Current
The Quit Current is used as part of the Impedance Track™ algorithm to determine when the bq27505 goes into relaxation mode from a current-flowing mode in either the charge direction or the discharge direction. Either of the following criteria must be met to enter relaxation mode:

1. **Average Current** is greater than \((-\text{Quit Current})\) and then goes within \((\pm\text{Quit Current})\) for Dsg Relax Time.
2. **Average Current** is less than \(\text{Quit Current}\) and then goes within \((\pm\text{Quit Current})\) for Chg Relax Time.

After 30 minutes in relaxation mode, the bq27505 starts checking if the \(\text{dV/dt} < 4 \mu \text{V/s}\) requirement for OCV readings is satisfied. When the battery relaxes sufficiently to satisfy this criteria, bq27505 takes OCV reading for updating Qmax and for accounting for self-discharge. These updates are used in the Impedance Track™ algorithms.

**Normal Setting:** It is critical that the battery voltage be relaxed during OCV readings to get the most accurate results. This current must not be higher than \(\frac{C}{20}\) when attempting to go into relaxation mode; however, it must not be so low as to prevent going into relaxation mode due to noise. This must always be less than Chg Current Threshold or Dsg Current Threshold. Default is 40 mA.

### Dsg Relax Time
The Dsg Relax Time is used in the function to determine when to go into relaxation mode. When Current is greater than \((-\text{Quit Current})\) and then goes within \((\pm\text{Quit Current})\) the Dsg Relax Time, the timer is initiated. If the current stays within \((\pm\text{Quit Current})\) until the Dsg Relax Time timer expires, then the bq27505 goes into relaxation mode. After 30 minutes in relaxation mode, the bq27505 starts checking if the \(\text{dV/dt} < 4 \mu \text{V/s}\) requirement for OCV readings is satisfied. When the battery relaxes sufficiently to satisfy these criteria, the bq27505 takes OCV reading for updating Qmax and for accounting for self-discharge. These updates are used in the Impedance Track™ algorithms.

**Normal Setting:** Care must be taken when interpreting discharge descriptions in this document while determining the direction and magnitude of the currents because they are in the negative direction. This is application specific. Default is 1800 seconds.

### Chg Relax Time
The Chg Relax Time is used in the function to determine when to go into relaxation mode. When Current is greater than \(\text{Quit Current}\) and then goes within \((\pm\text{Quit Current})\) the Chg Relax Time, the timer is initiated. If the current stays within \((\pm\text{Quit Current})\) until the Chg Relax Time timer expires, then the bq27505 goes into relaxation mode. After approximately 30 minutes in relaxation mode, the bq27505 attempts to take accurate OCV readings. An additional requirement of \(\text{dV/dt} < 4 \mu \text{V/s}\) (delta voltage over delta time) is required for the bq27505 to perform Qmax updates. These updates are used in the Impedance Track™ algorithms.
**Normal Setting:** This is application specific. Default is 60 seconds.

**Quit Relax Time**

The *Quit Relax Time* is a delay time to exit relaxation. If current is greater than *Chg Current Threshold* or less than *Dsg Current Threshold* and this condition is maintained during *Quit Relax Time*, then exiting relaxation is permitted.

**Normal Setting:** This is particular to handheld applications in which low duty cycle dynamic loads are possible. Default is 1 second.

### 4.3 State

**IT Enable**

This shows if the Impedance Track™ algorithm is active. When the Impedance Track™ algorithm is enabled, it is set to 1. The bq27505 also sets the *Update Status* to 0x01 and flags \([QEN]\) = 1.

**Normal Setting:** This is set to 0 by default and has to be set manually to 1 after calibration and the golden image file is loaded.

**App Status**

The register contains cell profile status information.

<table>
<thead>
<tr>
<th></th>
<th>RSVD</th>
<th>RSVD</th>
<th>RSVD</th>
<th>RSVD</th>
<th>RSVD</th>
<th>UNSUPBAT</th>
<th>LU_PROF</th>
</tr>
</thead>
<tbody>
<tr>
<td>RSVD</td>
<td>[7, 6, 5, 4, 3, 2]: These bits are reserved (RSVD).</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>UNSUPBAT</td>
<td>[1]: Indicate the battery is not supported. True when set.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LU_PROF</td>
<td>[0]: last profile used by the bq27505. <em>Cell0</em> last used when cleared. <em>Cell1</em> last used when set.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Normal Setting:** The default is 0.

**Qmax Cell 0, Qmax Cell 1**

These are the maximum chemical capacity of the battery cell. The bq27505 has only one cell profile stored. It also corresponds to capacity at a low rate of discharge such as a C/20 rate. This value is updated continuously by the bq27505 during use to keep capacity measuring as accurate as possible.

**Normal Setting:** Initially must be set to the battery cell data-sheet capacity. Default is 1000 mAh.

**Cycle Count 0, Cycle Count 1**

These are the numbers of Qmax update the battery has experienced.

**Normal Setting:** Initially set to 0 for fresh battery cell. The default is 0.

**Update Status 0, Update Status 1**

Two bits in this register are important:

- Bit 0 (0x01) indicates that the bq27505 has learned new Qmax parameters and is accurate but has not learned impedance.
- Bit 1 (0x02) indicates that the bq27505 has learned both new Qmax and new Impedance parameters.

**Normal Setting:** Bit 0 and bit 1 are user configurable; however, they are also a status flag that can be set by the bq27505. These bits must never be modified except when creating a golden image file. These bits are updated as needed by the bq27505.

**Cell 0 Chg dod at EoC, Cell 1 Chg dod at EoC**

This is the Depth of Discharge (DoD) at the End of Charge (EoC) for cell 0 and cell 1.

**Normal Setting:** This register never needs to be modified. It is only updated by the bq27505 when required. The default is 0.

**Avg I Last Run**

The bq27505 logs the *Average Current* averaged from the beginning to the end of each discharge cycle. It stores this average current from the previous discharge cycle in this register.
**Normal Setting:** This register never needs to be modified. It is only updated by the bq27505 when required.

**Avg P Last Run**

The bq27505 logs the power averaged from the beginning to the end of each discharge cycle. It stores this average power from the previous discharge cycle in this register. To get a correct average power reading, the bq27505 continuously multiplies instantaneous Current to Voltage to get power. It then logs this data to derive the average power.

**Normal Setting:** This register never needs to be modified. It is only updated by the bq27505 when required.

**Delta Voltage**

The maximum difference of Voltage( ) during short load spikes and normal load, so the Impedance Track™ algorithm can calculate remaining capacity for pulse loads.

**Normal Setting:** It defaults to 2 mV.

---

5 Ra Table

![Figure 4. Ra Table Screen](image-url)

This data is automatically updated during device operation. No user changes need to be made except for reading the values from another prelearned pack for creating "Golden Image Files". See the application report *Going to Production With the bq2750x* (SLUA449). Profiles have format Pack0 Ra M or Pack1 Ra M where M is the number indicating state of charge to which the value corresponds.

Each subclass pair (Pack0 Ra – Pack0 Rax or Pack1 Ra – Pack1 Rax) in the Ra Table class is a separate profile of resistance values normalized at 0 degrees for the pack in a design. Pack0 (or Pack1) has two profiles. They are denoted by the x or absence of the x at the end of the subclass Title: Ra, or Rax. The purpose for two profiles for the pack is to ensure that at any given time at least one profile is enabled and is being used while attempts can be made to update the alternate profile without interference. Having two profiles also helps reduce stress on the flash memory.
5.1 Pack0 Ra

Pack0 Ra status

At the beginning of each of the two subclasses (profiles) is a status flag called Pack0 Ra status. This status flag indicates the validity of the table data associated with this flag and whether this particular table is enabled or disabled. Each status has one byte. It indicates whether the table is currently enabled or disabled. It has the following options:

1. 0x00: The data associated with this flag has had a resistance update and the QMax Cell 0 has been updated
2. 0x05: The resistance data associated with this flag has been updated and the pack is no longer discharging (this is prior to a Qmax Cell 0 update).
3. 0x55: The resistance data associated with this flag has been updated, and the pack is still discharging. (Qmax update attempt is not possible until discharging stops.)
4. 0xff: The resistance data associated with this flag is all default data.

Pack0 Ra flag

The next flag of each of the two subclasses (profiles) is a flag called Pack0 Ra flag. This flag indicates the validity of the table data associated with this flag and whether this particular table is enabled or disabled. Each status has one byte. It indicates whether the table is currently enabled or disabled. It has the following options:

1. 0x00: This means that the table has had a resistance update in the past; however, it is not the currently enabled table for the pack. (The alternate table for the cell must be enabled at this time.)
2. 0xff: This means that the values in this table are default values. These table resistance values have never been updated, and this table is not the currently enabled table for the pack. (The alternate table for the indicated cell must be enabled at this time.)
3. 0x55: This means that this table is enabled for the indicated pack. (The alternate table must be disabled at this time.) This data is used by the bq27505 to determine which tables need updating and which tables are being used for the Impedance Track™ algorithm.

Normal Setting: This data is used by the bq27505 Impedance Track™ algorithm. The only reason this data is displayed and accessible is to give the user the ability to update the resistance data on golden image files. This description of the Pack0 Rax flags are intended for information purposes only. It is not intended to give a detailed functional description for the bq27505 resistance algorithms.

Pack0 Ra Base R

Base R is the first data point in the normalized resistance table. It is used with Ra Gain and normalized Ra M (M is from 1–14) data to get the actual Ra value.

Pack0 Ra Gain

Gain is the data that is being used with Base R and normalized Ra M (M is from 1–14) data to get the actual Ra value.

Pack0 Ra 1 – Pack0 Ra 14

The Ra Table class has 15 values for each Ra subclass. Each of these values represent a resistance value normalized at 0°C for the associated Qmax Cell 0-based SOC grid point as found by the following rules:

For Pack0 Ra M where:

1. If 0 ≤ M ≤ 7: The data is the resistance normalized at 0°C for: SOC = 100% – (M × 11.1%)
2. If 8 ≤ M ≤ 14: The data is the resistance normalized at 0°C for: SOC = 100% – [77.7% + (M – 7) × 3.3%] This gives a profile of resistance throughout the entire SOC profile of the battery cells concentrating more on the values closer to 0%.

Normal Setting: SOC as stated in this description is based on Qmax Cell 0 or Qmax Cell 1. It is not derived as a function of SOC. These resistance profiles are used by the bq27505 for the Impedance Track™ algorithm. The only reason this data is displayed and accessible is to give the user the ability to update the resistance data on golden image files. This resistance profile description is for information purposes only. It is not intended to give a detailed functional description for the bq27505 resistance algorithms. It is important to note that this data is in mΩ units and is normalized to 0°C. The following are useful observations to note with this data throughout the application development cycle:
1. Watch for negative values in the **Ra Table** class. Negative numbers in profiles must never be anywhere in this class.

2. Watch for smooth consistent transitions from one profile grid-point value to the next throughout each profile. As the bq27505 does resistance profile updates, these values are roughly consistent from one learned update to another without huge jumps in consecutive grid points.

### 5.2 Pack1 Ra

Similar to **Pack0 Ra** section, this section is for Pack1. See **Pack0 Ra** section for all the definitions.

### 5.3 Pack0 Rax

This is the mirror profile of **Pack0 Ra** profile. The purpose is to ensure that at any given time at least one profile is enabled and is being used while attempts can be made to update the alternate profile without interference. Having two profiles also helps reduce stress on the flash memory. See **Pack0 Ra** section for all the definitions.

### 5.4 Pack1 Rax

This is the mirror profile of Pack1 Ra profile. The purpose is to ensure that at any given time at least one profile is enabled and is being used while attempts can be made to update the alternate profile without interference. Having two profiles also helps reduce stress on the flash memory. See **Pack0 Ra** section for all the definitions.

### 6 Default Ra Tables

![Figure 5. Default Ra Table Screen](image)

This data is automatically updated when "Golden Image Files" from another prelearned pack is programmed into the current pack. No user change needs to be made. This data is kept in the data flash through the life of the bq27500 unless another manual data flash updated is executed.
6.1 Def Ra

Def0 Ra, Def1 Ra

Each subclass (Def0 Ra – Def1 Ra) in the Default Ra Table class is a separate profile of resistance values normalized at 0 degrees for the two packs in a design. Similar to the Ra Table, each of the subclasses has Ra Status, Ra flag, Ra Base R, Ra Gain, and Ra1–Ra14. Impedance Track™ only updates one set of Ra tables in an initial learning cycle. Then the Def0 Ra, Def1 Ra, Pack0 Rax, Pack1 Ra, and Pack1Rax are all the same as the Pack0 Ra after the learning cycle that makes Update Status = 02.

7 OCV Tables

7.1 OCVa0 Table

Chem ID

This is the cell chemistry ID that has been selected during the optimization cycle.

Normal Setting: This is set to 100 by default and has to be set to correct cell chemistry ID after the chemistry selection during the optimization cycle.

Qmax Cell 0

This is the cell 0 Qmax that has been updated during the optimization cycle.

Normal Setting: This is set to 1000 mAh by default and has to be updated by the bqEASY™ software to the learned cell Qmax after the optimization cycle is completed successfully.

Update Status

This is the cell 0 update status register. It is updated by the bqEASY™ software when generating the golden DFI. It is set to 02 after golden image generation.

Normal Setting: It defaults to 00t and has to be updated by the bqEASY™ software to the learned cell Qmax after the optimization cycle is completed successfully.
7.2 **OCVa1 Table**

*qmax Cell 1*

This is the cell 1 Qmax that has been updated during the optimization cycle.

**Normal Setting:** This is set to 1000 mAh by default and has to be updated by the bqEASY™ software to the learned cell Qmax after the optimization cycle is completed successfully.

**Update Status**

This is cell 1 update status register. It is updated by the bqEASY™ software when generating the golden DFI. It is set to 02 after golden image generation.

**Normal Setting:** It defaults to 00 and has to be updated by the bqEASY™ software to the learned cell Qmax after the optimization cycle is completed successfully.
8 Calibration

8.1 Data

Most of these values never require modification by the user. They must only be modified by the Calibration commands in Calibration mode as explained in the application report Going to Production with the bq27505 (SLUA516).

CC Gain

This is the gain factor for calibrating Sense Resistor, Trace, and internal Coulomb Counter (integrating ADC delta sigma) errors. It is used in the algorithm that reports Average Current. The difference between CC Gain and CC Delta is that the algorithm that reports Current cancels out the time base because Average Current does not have a time component (it reports in mA) and CC Delta requires a time base for reporting Remaining Capacity (it reports in mAh).

Normal Setting: CC Gain never needs to be modified directly by the user. It is modified by the current calibration function from Calibration mode. See the application report Going to Production with the bq27505 (SLUA516) for more information.

CC Delta

This is the gain factor for calibrating Sense Resistor, Trace, and internal Coulomb Counter (integrating ADC delta sigma) errors. It is used in the algorithm that reports charge and discharge in and out of the battery through the Remaining Capacity register. The difference between CC Gain and CC Delta is that the algorithm that reports Average Current cancels out the time base because Average Current does not have a time component (it reports in mA) and CC Delta requires a time base for reporting Remaining Capacity (it reports in mAh).
**Normal Setting:** CC Delta never needs to be modified directly by the user. It is modified by the current calibration function from Calibration mode. See the application report Going to Production with the bq27505 (SLUA516) for more information.

**CC Offset**

Two offsets are used for calibrating the offset of the internal Coulomb Counter, board layout, sense resistor, copper traces, and other offsets from the Coulomb Counter readings. **CC Offset** is the calibration value that primarily corrects for the offset error of the bq27505 Coulomb Counter circuitry. The other offset calibration is **Board Offset** and is described next. To minimize external influences when doing **CC Offset** calibration either by automatic **CC Offset** calibration or by the **CC Offset** calibration function in Calibration Mode, an internal short is placed across the SRP and SRN pins inside the bq27505. **CC Offset** is a correction for small noise/errors; therefore, to maximize accuracy, it takes about 20 seconds to calibrate the offset. Because it is impractical to do a 20-s offset during production, two different methods for calibrating **CC Offset** were developed.

(A) The first method is to calibrate **CC Offset** by the putting the bq27505 in Calibration mode and initiating the **CC Offset** function as part of the entire bq27505 calibration suite. See the application report Going to Production with the bq27505 (SLUA516) for more information on the Calibration mode. This is a short calibration that is not as accurate as the second method, Board Offset. Its primary purpose is to calibrate **CC Offset** enough so that it does not affect any other Coulomb Counter calibrations. This is only intended as a temporary calibration because the automatic calibration, **Board Offset**, is done the first time the I2C Data and Clock is low for more than 20 seconds, which is a much more accurate calibration.

(B) During normal Gas Gauge Operation when the I2C clock and data lines are low for more than 5 seconds and **Average Current** is less than Sleep Current in mA, then an automatic CC Offset calibration is performed. This takes approximately 16 seconds and is much more accurate than the method in Calibration mode.

**Normal Setting:** **CC Offset** must never be modified directly by the user. It is modified by the current calibration function from Calibration mode or by Automatic Calibration. See the application report Going to Production with the bq27505 (SLUA516) for more information on calibration.

**Board Offset**

Board Offset is the second offset register. Its primary purpose is to calibrate all that the **CC Offset** does not calibrate out. This includes board layout, sense resistor and copper trace, and other offsets that are external to the bq27505 integrated circuit (IC). The simplified ground circuit design in the bq27505 requires a separate board offset for each tested device.

**Normal Setting:** This value is only set one time when all the other data flash constants are modified during the pack production process.

**Int Temp Offset**

The bq27505 has a temperature sensor built into the IC. The **Int Temp Offset** is used for calibrating offset errors in the measurement of the reported **Temperature** if the internal temperature sensor is used. The gain of the internal temperature sensor is accurate enough that a calibration for gain is not required.

**Normal Setting:** **Int Temp Offset** never needs to be modified by the user. It is modified by the internal temperature sensor calibration command in Calibration mode. **Int Temp Offset** must only be calibrated if the internal temperature sensor is used. See the application report Going to Production with the bq27505 (SLUA516) for more information on calibration.

**Ext Temp Offset**

**Ext Temp Offset** is for calibrating the offset of the thermistor connected to the TS1 pin of the bq27505 as reported by Temperature. The gain of the thermistor is accurate enough that a calibration for gain is not required.

**Normal Setting:** **Ext Temp Offset** never needs to be modified by the user. It is modified by the external temperature sensor calibration command in Calibration Mode. **Ext Temp Offset** must only be calibrated if a thermistor is connected to the TS pin of the bq27505. See the application report Going to Production with the bq27505 (SLUA516) for more information on calibration.

**Pack V Offset**
This is the offset to calibrate the bq27505 analog-to-digital converter for cell voltage measurement. **Normal Setting:** *Pack V Offset* must never be modified directly by the user. It is modified by the Voltage Calibration function from Calibration mode. Set this value only one time when all the other data flash constants are modified during the pack production process.

### 8.2 Current

**Deadband**

The purpose of the *Deadband* is to create a filter window to the reported *Average Current* register where the current is reported as 0. Any negative current above this value or any positive current below this value is displayed as 0.

**Normal Setting:** This defaults to 5 mA. Only a few reasons may require changing this value:

1. If the bq27505 is not calibrated.
2. *Board Offset* has not been characterized.
3. If the PCB layout has issues that cause inconsistent board offsets from board to board.
4. An extra noisy environment along with reason 3.

### 9 Security

#### 9.1 Codes

![Figure 8. Security Screen](image-url)
Sealed to Unsealed

This is the register to store the security code to set the device from sealed mode to unsealed mode. **Normal Setting:** The default code is set to 0x36720414.

Unsealed to Full

This is the register to store the security code to set the device from unsealed mode to full access mode. **Normal Setting:** The default code is set to 0xFFFFFFFF.

FactRestore Key

This is the register to store the factory restore key to allow forcing a factory restore of learned resistance and Qmax to defaults if the device is sealed. **Normal Setting:** The default code is set to 0x0DEF0FAC.
## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and/or changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are neither designed nor intended for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are not authorized for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or “enhanced plastic.” Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<table>
<thead>
<tr>
<th>Products</th>
<th></th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Amplifiers</td>
<td>amplifier.ti.com</td>
<td>Audio</td>
</tr>
<tr>
<td>Data Converters</td>
<td>dataconverter.ti.com</td>
<td>Automotive</td>
</tr>
<tr>
<td>DLP® Products</td>
<td><a href="http://www.dlp.com">www.dlp.com</a></td>
<td>Communications and Telecom</td>
</tr>
<tr>
<td>DSP</td>
<td>dsp.ti.com</td>
<td>Computers and Peripherals</td>
</tr>
<tr>
<td>Clocks and Timers</td>
<td><a href="http://www.ti.com/clocks">www.ti.com/clocks</a></td>
<td>Consumer Electronics</td>
</tr>
<tr>
<td>Interface</td>
<td>interface.ti.com</td>
<td>Energy</td>
</tr>
<tr>
<td>Logic</td>
<td>logic.ti.com</td>
<td>Industrial</td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>power.ti.com</td>
<td>Medical</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>microcontroller.ti.com</td>
<td>Security</td>
</tr>
<tr>
<td>RFID</td>
<td><a href="http://www.ti-rfid.com">www.ti-rfid.com</a></td>
<td>Space, Avionics &amp; Defense</td>
</tr>
<tr>
<td>RF/IF and ZigBee® Solutions</td>
<td><a href="http://www.ti.com/lprf">www.ti.com/lprf</a></td>
<td>Video and Imaging</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Wireless</td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2010, Texas Instruments Incorporated