bq77908A/bq77910A Series FET Considerations

ABSTRACT

The bq77908A and bq77910A EVMs are a parallel FET circuit implementation of the devices but have component patterns which allow modification to a series FET configuration. While a modification as simple as moving Q7 to Q4 demonstrates the function of the topology, damage can result from over-current or short-circuit testing either with the EVM or circuits based on the simple schematic. This document describes the potential for damage through description and example waveforms. The reader can then use this information in determining a circuit for their specific application.

Contents

1 Simple Circuit Modification ................................................................. 2
2 Fast Rise on BAT Pin ......................................................................... 4
3 CHG Output Driver Reverse Voltage ................................................... 6
4 R5 Shunt Not Propagated .................................................................. 6
5 Risks Moving the Zener ...................................................................... 7
6 Blocking Diodes ................................................................................ 8
7 CCAP Capacitor Location and Drive Impact ........................................ 10

List of Figures

1 EVM Top Side Series-FET Modification Areas ...................................... 2
2 CHG Output Related Simple Series FET Circuit .................................... 3
3 Expected Voltages with Current Protection ........................................... 3
4 Currents During Current Protection ..................................................... 4
5 Device Shut Down on Current Protection .............................................. 5
6 Transient at Current Protection ......................................................... 5
7 Diode Characteristic .......................................................................... 6
8 R5 in Circuit Allows BAT Voltage Rise ................................................ 7
9 Undesired Charge From Moving Zener ................................................ 7
10 Blocking Diodes to Control BAT Rise ................................................ 8
11 BAT Pin Rise Slowed by Blocking Diodes ............................................ 9
12 Device Remains on With Current Protection With Blocking Diodes ...... 9
13 C26 Placement Gives CCAP-CPCKN Peak ......................................... 10
14 CPCKN Excursion Reduced by 1 kΩ – R47 ........................................... 11
15 CPCKN Excursion Reduced by 1 kΩ – R47 ........................................... 11
16 Test implementation .......................................................................... 12
17 BAT Pin Rises Slowly in Transient ...................................................... 12
18 Device Stays On .............................................................................. 13
19 CCAP During Current Protection Turn Off ......................................... 13
1 Simple Circuit Modification

The Evaluation Modules (EVMs) for the bq77908A and bq77910A share the circuit topology and reference designators. Signal names may vary due to the part capabilities and pin definitions. Refer to the bq77908AEVM User’s Guide (SLUU854) or the bq77910AEVM User’s Guide (SLUU855) for circuit details. The description in this document is applicable to both EVMs and both the A and non-A suffix parts. The circuit will be referred to simply as “EVM”.

The EVM is built, tested and delivered in a parallel FET configuration, but has various un-populated component patterns, some of which allow a simple-series FET configuration. For more information on FET configurations supported by the part, refer to the “Pack/System Connection Arrangements” section of the data sheets. The simplest change to the board is to remove the Q7 FET and install an appropriate FET at the Q4 position. The CHG- output is then used for the PACK- terminal. C27, C31, C34, C35 and D10 might also be removed. Figure 1 shows the area of the top side component modifications; refer to the EVM User’s Guide for board details.

![Figure 1. EVM Top Side Series-FET Modification Areas](image)

Figure 2 shows the resulting simple-series FET circuit. The diagram also shows a functional representation of the driver circuit. The absolute maximum limits of the related pins are represented as internal zener diodes D90-D93 with the positive voltage limit shown. Negative voltage limits would forward bias the diodes and are not shown on the diagram, refer to the datasheet for limits. Damage to one of these internal diodes may show up as a short or open and may damage other internal circuitry.
This circuit modification allows demonstration of the functionality of the part, but may not provide adequate protection for the device pins. In the parallel configuration, the charge driver swings negative with respect to $V_{SS}$ while with the series FET configuration, the driver swings both positive and negative with respect to $V_{SS}$. The transient on an over-current or short circuit discharge may be the most dynamic event in the circuit. Figure 3 represents the voltages during a current protection event. During the load the pack voltage is pulled down. The BAT pin voltage drops as the circuit operating current comes from C2. When the device protects and turns off the discharge FET, the system inductances cause the voltages on the PACK+ and PACK– to rise. Load inductance makes PACK– rise above PACK+ and D11 may conduct. BAT rises as C2 charges through various current paths. Figure 4 shows various current paths during the protection event. The CCAP pin voltage also rises due to C26 and it slowly discharges through the regulator to the BAT pin.

![Figure 2. CHG Output Related Simple Series FET Circuit](image)

![Figure 3. Expected Voltages with Current Protection](image)
2  Fast Rise on BAT Pin

One problem which may be caused by the simple configuration is a fast rise in the BAT pin voltage. In the parallel configuration C2 will charge through R4 and D2. In the simple-series FET circuit, D8 charges C2 very quickly. This can result in a high dV/dt on the BAT pin and cause the part to malfunction. Figure 5 shows that after BAT rises at the short circuit protection, the VREG falls indicating the device has shut down. The figure also shows the importance of setting the scope scale and/or sample rate to see the detail of the transient. A capture with higher resolution, Figure 6 shows the transient on the PACK signals.
Figure 5. Device Shut Down on Current Protection

Figure 6. Transient at Current Protection

3 CHG Output Driver Reverse Voltage

As a result of the fast charge of C2, the current through D8 may be large and the forward voltage could be significant. If D9 clamped at a lower voltage, there would be less current into D1, however the BAT pin voltage can drop and a substantial current can flow to charge the C2 capacitor. Remember that diodes do have a slope compared to the typical ideal assumption as shown in Figure 7, and that their voltage will increase with current. The datasheet for the D8 used on the EVM shows a forward voltage of 3.5 V max at 30 A. This voltage can forward bias the diode, D91, in the part. R40 will limit the current into DPCKN, but the absolute maximum value is for voltage, not current. While Figure 6 does not clearly show a damaging voltage, parts have been reported damaged.

![Figure 7. Diode Characteristic](image)

4 R5 Shunt Not Propagated

The EVM provides R5 with a shunt to measure the current under different operating conditions. In some cases, R5 is copied onto an application board without the shunt. On the EVM the shunt may be left off from an earlier test. When the over-current protection trips with R5 in the circuit as shown in Figure 8, the BAT pin is not clamped by D1, but can rise substantially above it due to the voltage drop across R5, depending on the clamp voltage of D9. If the transient voltage is sufficient, D90 in the part could be damaged.
5 Risks Moving the Zener

One possibility to reduce the charge current would be to move the zener from D8 to the D21 position at the CPCKN pin as shown in Figure 9. However, this method allows charging to resume even when the protector has CHG turned off if the charger voltage rises sufficiently. The voltage drop across R40 will also be present at R49 and the charge FET can come on.

---

Figure 8. R5 in Circuit Allows BAT Voltage Rise

Figure 9. Undesired Charge From Moving Zener
6 Blocking Diodes

Adding diodes D20 and D21 as shown in Figure 10 prevents D8 from charging C2. During the transient, current flows through R40 and D21 to charge C2 in a parallel path with R4 and D2. D21 can be a Schottky-type diode. The voltage rise of BAT is slower and the part stays awake as shown in Figure 11 and Figure 12. Figure 12 also shows that the BAT voltage rises as CCAP discharges through the regulator, but this does not violate the abs max limits. However, the connection of C26 to PACK− causes the CCAP pin to be pushed up during the transient and although this happened without D21, the increased current through R40 will raise the voltage between CCAP and CPCKN putting D92 at risk of damage. Figure 13 shows the tendency of this voltage to rise although the peak voltage captured is not large and the part was not damaged in this test.

![Figure 10. Blocking Diodes to Control BAT Rise](image-url)
Figure 11. BAT Pin Rise Slowed by Blocking Diodes

Figure 12. Device Remains on With Current Protection With Blocking Diodes
7 CCAP Capacitor Location and Drive Impact

Moving C26 to the C26’ location allows the capacitor to maintain a constant voltage between the CCAP and CPCKN pins. However, moving C26 to C26’ adds another consideration with the CHG output switching and its effect on the pin voltages. When the CHG output turns on, it is effectively connected to the CCAP pin. When it turns off, CHG is effectively connected to CPCKN. The EVM’s R47 small default value of 47 Ω allowed fast switching of the charge FET, but fast switching is not necessarily needed or desired for the charge FET. With the original C26 placement, at turn on instantaneous current flows from C26 into CCAP, through the driver, out the CHG pin, through R47 and the FET capacitance and returns to C26 at the PACK– net. With the capacitor moved to C26’, the turn-on current now flows through R40 too and can push the CPCKN low with respect to BAT as shown in Figure 14.
The drop in CPCKN voltage is not a concern for D92 since C26 will maintain the voltage, but if the device is turning on the charge FET with a high charger voltage, having CPCKN go low could be a risk to D91. Simply moving D8 to the D21 position is not desired since the voltage across R40 would tend to turn on the charge FET again with a higher charger voltage. Increasing the switching time of the charge FET by making R47 1 kΩ, significantly reduces the effect of the CPCKN voltage drop at turn on as shown in Figure 15. Depending on the application circuit, changing the R47 value may be sufficient or additional limit diodes may be desired.
CCAP Capacitor Location and Drive Impact

Turn off of driver is not typically a concern. In both cases current flows through both R40 and R47. With the original C26 placement, the CCAP – CPCKN voltage is reduced momentarily. With the C26’ placement CCAP–CPCKN is maintained by the capacitor and the voltage shifts up with the voltage across R40.

The result with the Figure 16 modified circuit with D20, D21, C26’ position, and R47 = 1 kΩ is shown in Figure 17, Figure 18 and Figure 19. During short circuit, BAT rises slowly so the device does not turn off and CCAP-CPCKN does not peak.

Figure 16. Test implementation

Figure 17. BAT Pin Rises Slowly in Transient
In conclusion, the simple-series FET circuit may need modification for a specific design to avoid damaging parts or mis-operation due to system current protection transients. The blocking diode technique and discussion here may help the reader determine a circuit configuration for their application to avoid detrimental effects of the system transients. For particularly severe transient environments, or reverse charger requirements, it may be beneficial to explore circuits which use the CHG output as a logic signal to control an external FET driver which can accept voltages beyond the range of the IC.
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal and regulatory requirements concerning such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal and regulatory requirements concerning such use. TI products are not authorized for use in automotive applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are not designed or intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products
Audio www.ti.com/audio
Amplifiers amplifier.ti.com
Data Converters dataconverter.ti.com
DLP® Products www.dlp.com
DSP dsp.ti.com
Clocks and Timers www.ti.com/clocks
Interface interface.ti.com
Logic logic.ti.com
Power Mgmt power.ti.com
Microcontrollers microcontroller.ti.com
RFID www.ti-rfid.com
OMAP Mobile Processors www.ti.com/omap
Wireless Connectivity www.ti.com/wirelessconnectivity

Applications
Automotive and Transportation www.ti.com/automotive
Communications and Telecom www.ti.com/communications
Computers and Peripherals www.ti.com/computers
Consumer Electronics www.ti.com/consumer-apps
Energy and Lighting www.ti.com/energy
Industrial www.ti.com/industrial
Medical www.ti.com/medical
Security www.ti.com/security
Space, Avionics and Defense www.ti.com/space-avionics-defense
Video and Imaging www.ti.com/video

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated