ABSTRACT

In many applications, simple, low part-count, isolated power supplies working from an input voltage are needed. A popular solution to these requirements is an isolated buck power supply. This application report presents a simple and low-cost flybuck solution using the TPS54308 device. The basic operating principles of a flybuck converter are discussed, operating current and voltage waveforms are shown, and key design equations are derived. Lastly, a step-by-step design example is presented.
1 Introduction

Isolated bias rails are common in many systems or subsystems, such as telecommunication equipment, medical equipment, and industrial factory automation. It is mandatory by safety standards to protect users from the hazardous voltage of a power supply, or the isolation is installed to break the ground loop interference for noise-sensitive applications.

In many cases, simple, low part count, isolated power supplies working from an input voltage are needed. This design solution is for when regulation may not be as important, but cost and board area are. A popular solution to these requirements is an isolated buck power supply, which is a synchronous buck converter, with the inductor replaced by a coupled inductor or flyback-type transformer. There is no need for an optocoupler or auxiliary winding because the secondary output closely tracks the primary voltage, resulting in smaller solution size and cost. The flybuck can support a simple, small, and cost effective power solution making it suitable as a flyback alternative.

This application report presents the basic operating principles of a flybuck converter, shows some typical operating current and voltage waveforms, and the key design equations are derived. The design example shows a step-by-step procedure for designing one nonisolated and two isolated outputs with the synchronous buck regulator TPS54308.

The TPS54308 device is a 4.5-V to 28-V input voltage range, 3-A switching regulator, that has two integrated switching FETs, internal loop compensation, and 5-ms internal soft start to reduce component count. By integrating the MOSFETs and employing the SOT-23 package, the TPS54308 achieves high-power density and offers a small footprint on the PCB.

2 Flybuck Converter Device Overview

2.1 Operation Description

An isolated buck converter is a synchronous buck converter with the inductor replaced by a coupled inductor or flyback-type transformer. The primary output is still regulated as in a sync buck. The secondary output is generated by a diode rectifying the secondary winding. Figure 1 shows an isolated buck converter with two outputs.

Figure 1. Isolated Buck Converter With Two Outputs
Figure 2 shows typical isolated buck operating waveforms. During $T_{ON}$, the high-side MOSFET is on, and the rectifier diode is turned off, because the reflected voltage across the secondary winding is negative. The isolated output capacitor $C_{OUT2}$ is discharged, supplying the load current, and the primary side behaves identical to a buck regulator. During $T_{OFF}$, the low-side MOSFET is on, and the reflected voltage on the secondary winding turns positive, forcing the diode forward conducting. The current in the primary winding splits into two parts: one part continues to supply the primary output (the magnetizing current, $i_m$, similar to a buck converter inductor current), the other part starts to flow to the secondary output. The secondary current waveform is determined by the load, leakage inductance, and output capacitance.

![Figure 2. Simplified Isolated Buck Operating Waveforms](image)

The primary output voltage is the same as a buck converter and is given by Equation 1:

$$V_{OUT1} = \frac{T_{on}}{T_{on} + T_{off}} \cdot V_{IN} = D \cdot V_{IN}$$

(1)
The secondary output voltage is given by Equation 2:
\[ V_{OUT2} = V_{OUT1} \times \frac{N_2}{N_1} - V_F \]

where
- \( N_1 \) and \( N_2 \) are the turns of the primary winding and secondary winding
- \( V_F \) is the forward voltage drop of the secondary rectifier diode

The blocking voltage of the rectifier during \( T_{ON} \) is given by Equation 3:
\[ V_D = V_{OUT2} + \frac{N_2}{N_1} (V_{IN} - V_{OUT1}) \]

2.2 Equations for Maximum Output Current

In practice, the transformer has more or less leakage inductance, which determines the ramp rate of the current in the secondary winding to charge the output capacitor. The simplified current waveforms in Figure 3 shows its relationship with leakage inductance. With lower leakage inductance, the current ramps up quickly to a high value, charging the output capacitor quickly. With the leakage inductance increasing, the current rises slowly, which can result in less energy being supplied to the output capacitance and less output voltage. The higher leakage inductance is the higher peak charging current obtained in secondary winding under the same output power rate. A high negative current is reflected in the primary winding at the same time. Leakage inductance along with duty cycle impacts not only the output voltage regulation, but also limits the output power resulting from the minimum low-side sink current limit. Therefore, the leakage inductance must be minimized and the maximum duty cycle must be chosen carefully to mitigate their impacts.

\[ \text{Figure 3. Current Waveforms Affected by Leakage Inductance} \]

The winding and output currents have a relationship as shown in Equation 4 and Equation 5 on one cycle average basis.
\[ I_{pri} = I_{OUT1} \]
\[ I_{sec} = I_{OUT2} \]
The magnetizing current in the transformer that combines the two windings current is identical to a buck converter. Therefore, the magnetizing current ripple can be derived as in Equation 6.

$$\Delta i_m = \frac{(V_{IN} - V_{OUT1})}{L_{pri} \times f_{SW}} \frac{V_{OUT1}}{V_{IN}} = \frac{(V_{IN} - V_{OUT1})}{L_{pri}} \frac{D}{f_{SW}}$$  \hspace{1cm} (6)

The positive primary winding and switching peak current during $T_{ON}$ is given by Equation 7.

$$i_{SW \_pospk} = i_{pri \_pospk} = i_{OUT1} + \frac{N_2}{N_1} i_{OUT2} + \frac{\Delta i_m}{2}$$ \hspace{1cm} (7)

Implementing the principle of charge balance to the secondary output capacitor, the secondary winding peak current can be approximately derived as Equation 8 for a higher leakage case, and Equation 9 for a normal leakage case.

Considering the worst case, the following equations are derived based on having higher leakage.

$$i_{sec \_pk} = \frac{2}{1-D} i_{OUT2}$$ \hspace{1cm} (8)

$$i_{sec \_pk} = \frac{1+D}{1-D} i_{OUT2}$$ \hspace{1cm} (9)

Then the negative primary winding peak current can be derived as Equation 10 for a higher leakage case, and Equation 11 for a normal leakage case.

$$i_{pri \_negpk} = -\frac{N_2}{N_1} i_{sec \_pk} + i_{pri \_pospk} - \Delta i_m = -\frac{N_2}{N_1} i_{OUT2} \left( \frac{1+D}{1-D} \right) - \frac{\Delta i_m}{2} + i_{OUT1}$$ \hspace{1cm} (10)

$$i_{pri \_negpk} = -\frac{N_2}{N_1} i_{OUT2} \left( \frac{2D}{1-D} \right) - \frac{\Delta i_m}{2} + i_{OUT1}$$ \hspace{1cm} (11)

In fact, we must ensure that during $T_{ON}$ the positive primary winding peak current does not exceed the minimum high-side source current limit, $ILIM_{HS(min)}$, and that during $T_{OFF}$, the negative primary winding peak current does not exceed the minimum low-side sink current limit, $ILIM_{LSSOC(min)}$. Therefore the positive and negative primary winding peak current should meet that of Equation 12.

$$\begin{align*}
| i_{pri \_pospk} & \leq ILIM_{HS(min)} \\
| i_{pri \_negpk} & \leq ILIM_{LSSOC(min)}
\end{align*}$$ \hspace{1cm} (12)
3 Design Flybuck With TPS54308

Figure 4 shows the design example with the typical flybuck circuit, using the synchronous buck regulator TPS54308 from TI.

![Diagram of TPS54308 Two Output Isolated Buck Solution](image)

Copyright © 2017, Texas Instruments Incorporated

Figure 4. TPS54308 Two Output Isolated Buck Solution

Table 1 lists the design specification.

<table>
<thead>
<tr>
<th>Design Parameter</th>
<th>Example Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage range ($V_{IN}$)</td>
<td>10 V to 24 V</td>
</tr>
<tr>
<td>Primary output voltage ($V_{OUT1}$)</td>
<td>5 V</td>
</tr>
<tr>
<td>Positive isolated output voltage ($V_{OUT2}$)</td>
<td>12 V</td>
</tr>
<tr>
<td>Negative isolated output voltage ($V_{OUT3}$)</td>
<td>-12 V</td>
</tr>
<tr>
<td>Primary load current ($I_{OUT1}$)</td>
<td>1 A</td>
</tr>
<tr>
<td>Positive isolated load current ($I_{OUT2}$)</td>
<td>0.2 A</td>
</tr>
<tr>
<td>Negative isolated load current ($I_{OUT3}$)</td>
<td>0.2 A</td>
</tr>
<tr>
<td>Switching frequency ($f_{sw}$)</td>
<td>350 kHz</td>
</tr>
</tbody>
</table>

In this example, one primary output and two isolated outputs are obtained. We will begin with the buck converter component calculations and qualify the steps for the isolated configuration.

3.1 Primary Voltage and Turns Ratio

The primary-side, nonisolated output is set to 5 V for several considerations. First, the setting is below the minimum input voltage, 10 V, and the theoretical duty cycle varies from 20 to 50 percent at the full $V_{IN}$ range, which is a balanced duty cycle during normal operation. Because the isolated outputs only have the off-time window to transfer energy, for a duty cycle that is too high, the secondary winding current will have a huge spike, which leads to poor regulation. Next, the turns ratio of the transformer is not too high to handle for the 5 V voltage level steps up to 12 V. Last, 5 V is one of the most common voltage levels in many applications. In this design, a transformer turns ratio ($N_1:N_2:N_3$) of 1:2.5:2.5 is selected (see Equation 13 and Equation 14).

$$V_{OUT2} = V_{OUT1} \times \frac{N_2}{N_1} - V_F = 12 \text{ V}$$  \hspace{1cm} (13)

$$|V_{OUT3}| = V_{OUT1} \times \frac{N_3}{N_4} - V_F = 12 \text{ V}$$  \hspace{1cm} (14)

In this design, the $V_F$ is targeted at 0.5 V.
3.2 Feedback Resistor
With the expected primary voltage set point at 5 V, and $V_{FB} = 0.596$ V (typical), $V_{OUT1}$ is calculated to be as in Equation 15:

$$V_{OUT1} = V_{FB} \times \left(1 + \frac{R_6}{R_7}\right)$$

(15)

Start with 100 kΩ for the upper resistor divider, $R_6 = 100$ kΩ (see Equation 16).

$$R_7 = \frac{R_6 \times V_{FB}}{V_{OUT1} - V_{FB}} = 13.53 \text{ kΩ}$$

(16)

Next choose $R_7 = 13.7 \text{ kΩ}$. The 49.9-Ω resistor, $R_5$, is provided as a convenient location to break the control loop for stability testing.

3.3 Rectifier Diode
The rectifier diode $D_1$ and $D_2$, must meet the blocking voltage and maximum current requirements (see Equation 17, Equation 18, Equation 19, and Equation 20).

$$V_{D1} = \frac{N_2}{N_1} \times (V_{IN(max)} - V_{OUT1}) + V_{OUT2} = 59.5 \text{ V}$$

(17)

$$V_{D2} = \frac{N_2}{N_1} \times (V_{IN(max)} - V_{OUT1}) + V_{OUT3} = 59.5 \text{ V}$$

(18)

$$i_{D1_{-pk}} = \frac{2 \times I_{OUT2}}{1 - D_{max}} = 0.8 \text{ A}$$

(19)

$$i_{D2_{-pk}} = \frac{2 \times I_{OUT3}}{1 - D_{max}} = 0.8 \text{ A}$$

(20)

Considering the voltage spike and keeping some margin, as well as the less forward voltage drop, a schottky diode of 70 V or higher reverse voltage rating is required. A 70-V, 2-A diode is selected for each rectifier diode in this design.

3.4 Primary Inductance
For the TPS54308, the minimum high-side current is 4 A, and therefore the maximum magnetizing current ripple that can be tolerated is given by Equation 21:

$$\Delta i_m = 2 \times \left[I_{IM_{HS(min)}} - \left(\frac{N_2}{N_1}i_{OUT1} + \frac{N_2}{N_1}i_{OUT2} + \frac{N_3}{N_1}i_{OUT3}\right)\right] = 4 \text{ A}$$

(21)

Using Equation 6 for the maximum magnetizing current ripple calculation, the minimum primary inductance is given by Equation 22.

$$I_{pri(min)} = \frac{(V_{IN(max)} - V_{OUT1})}{\Delta i_m \times f_{SW}} \frac{V_{OUT1}}{V_{IN(max)}} = 1.79 \mu\text{H}$$

(22)

Too much high $\Delta i_m$ may not be good for the efficiency and output voltage ripple. Assuming the 30% ripple of the rate output current of the device, then the optimized minimum primary inductance is given by Equation 23:

$$I_{pri} = \frac{(V_{IN(max)} - V_{OUT1})}{0.3 \times 3 \times f_{SW}} \frac{V_{OUT1}}{V_{IN(max)}} = 12.6 \mu\text{H}$$

(23)
Design Flyback With TPS54308

We chose 15 μH for the primary inductor, therefore \( \Delta i_{\text{m}}(\text{max}) = 0.75 \text{ A} \) and \( \Delta i_{\text{m}}(\text{min}) = 0.48 \text{ A} \). Use Equation 7, Equation 10, and Equation 11 to check the positive and negative primary winding peak current (see Equation 24, Equation 25, and Equation 26).

\[
i_{\text{SW, pos pk}(\text{max})} = \frac{N_2}{N_1} i_{\text{OUT}1} + \frac{N_3}{N_1} i_{\text{OUT}2} + \frac{N_3}{N_1} i_{\text{OUT}3} + \frac{\Delta i_{\text{m}}(\text{max})}{2} = 2.13 \text{ A}
\]

\[
i_{\text{SW, neg pk}(\text{max})} = -\left( \frac{N_2}{N_1} i_{\text{OUT}2} + \frac{N_3}{N_1} i_{\text{OUT}3} \right) \left( 1 + D_{\text{max}} \right) \frac{\Delta i_{\text{m}}(\text{min})}{2} + i_{\text{OUT}1} = -2.24 \text{ A}
\]

\[
i_{\text{SW, neg pk}(\text{max})} = -\left( \frac{N_2}{N_1} i_{\text{OUT}2} + \frac{N_3}{N_1} i_{\text{OUT}3} \right) \left( 1 + D_{\text{max}} \right) \frac{\Delta i_{\text{m}}(\text{min})}{2} + i_{\text{OUT}1} = -1.24 \text{ A}
\]

The primary output side is not always loaded, and without the primary load, the negative current is more obvious. So consider the worst case, \( i_{\text{OUT}1} = 0 \text{ A} \), check the positive and negative primary winding peak current again, as given by Equation 27, Equation 28, and Equation 29.

\[
i_{\text{SW, pos pk}(\text{max})} = \frac{N_2}{N_1} i_{\text{OUT}2} + \frac{N_3}{N_1} i_{\text{OUT}3} = 1.13 \text{ A}
\]

\[
i_{\text{SW, neg pk}(\text{max})} = -\left( \frac{N_2}{N_1} i_{\text{OUT}2} + \frac{N_3}{N_1} i_{\text{OUT}3} \right) \left( 1 + D_{\text{max}} \right) \frac{\Delta i_{\text{m}}(\text{min})}{2} = -3.24 \text{ A}
\]

\[
i_{\text{SW, neg pk}(\text{max})} = -\left( \frac{N_2}{N_1} i_{\text{OUT}2} + \frac{N_3}{N_1} i_{\text{OUT}3} \right) \left( 1 + D_{\text{max}} \right) \frac{\Delta i_{\text{m}}(\text{min})}{2} = -2.24 \text{ A}
\]

For the TPS54308, the minimum high-side source current limit, \( I_{\text{HS, min}} \), is 4 A and the minimum low-side sink current limit, \( I_{\text{LS, SSC(min)}} \), is 2.6 A. Therefore the positive and negative primary winding peak current can meet the current requirements with the normal leakage of a transformer.

### 3.5 Primary Turns

A coupled inductor or a flyback-type transformer is required for flyback topology. Calculate the minimum primary turns for a flyback-type transformer using Equation 30.

\[
N_i = \frac{L_{\text{pri}} \times i_{\text{SW, pos pk}(\text{max})}}{B_{\text{max}} \times A_e}
\]

where

- \( B_{\text{max}} \) is the maximum flux density.
- \( A_e \) is the effective core area of the chosen transformer.

(30)

In this design, the 750343683 inductor from Würth is selected for the transformer. Würth offers many other flyback-type transformers and ready-made coupled inductors, in a variety of standard values, saturation currents, and sizes.

### 3.6 Input and Output Capacitor

The input capacitor must be large enough to limit the input voltage ripple, see Equation 31.

\[
C_{\text{IN}} \geq \frac{i_{\text{OUT}1} + \frac{N_2}{N_1} i_{\text{OUT}2} + \frac{N_3}{N_1} i_{\text{OUT}3}}{8 \times f_{\text{SW}} \times \Delta V_{\text{IN}}} = \frac{(1 + 2.5 \times 0.2 + 2.5 \times 0.2) \text{A}}{8 \times 350 \text{ kHz} \times 0.2 \text{ V}} = 3.6 \mu\text{F}
\]

(31)

Choosing \( \Delta V_{\text{IN}} = 0.2 \text{ V} \) gives a minimum of \( C_{\text{IN}} = 3.6 \mu\text{F} \). Considering derating, one standard value 10-μF, 35-V capacitor is selected for better input ripple performance. Another 0.1μF capacitor has been added as a bypass capacitor to clear high-frequency noise.

Choosing \( \Delta V_{\text{OUT1}} = 0.05 \text{ V} \) gives a minimum of \( C_{\text{OUT1}} = 28.5 \mu\text{F} \). Considering derating, two standard value 22-μF, 16-V capacitors are selected to maintain a small voltage ripple.

Energy is transferred from primary to secondary when the synchronous switch of the buck converter is on. The primary output capacitance is given by Equation 32:
The secondary output current is sourced by $C_{OUT2}$ during $T_{ON}$. Ignoring the current transitions time in the secondary winding, the value of the secondary output capacitor can be calculated using Equation 33:

$$C_{OUT2} \geq \frac{\left(\frac{N_2}{N_1} I_{OUT2} + \frac{N_3}{N_1} I_{OUT3}\right) \times D_{max}}{f_{SW} \times \Delta V_{OUT1}} = \frac{(2.5 \times 0.2 + 2.5 \times 0.2) \times 0.5}{350 \text{ kHz} \times 0.05 \text{ V}} = 28.5 \mu\text{F}$$ (32)

Choosing $\Delta V_{OUT1} = 0.1 \text{ V}$ gives a minimum of $C_{OUT2} = 2.9 \mu\text{F}$. Considering derating, a standard value 10-$\mu\text{F}$, 25-V capacitor is selected, the same as the $C_{OUT3}$.

### 3.7 Pre-Load

Pre-load is necessary to prevent $V_{OUT2}$ and $V_{OUT3}$ from going too high at light load. The required pre-load current is usually set around 5 mA as a starting point, but it should be adjusted based on the circuit test and application requirements. In this design, the pre-load resistor is selected as 2.2 k$\Omega$ for ±12-V outputs. Users can use a Zener diode instead of the pre-load resistor to increase the transfer efficiency.

### 3.8 Factors Affecting Voltage Regulation

A flyback converter regulates the primary output voltage with a closed-loop controller. The isolated output is achieved by rectifying the secondary winding of the coupled inductor when the low side MOSFET is on. Therefore the isolated output regulation is passive, affected by the winding leakage inductance, winding resistances, diode drop, and low-side MOSFET, $R_{DSON}$.

### 3.9 Avoiding Low-Side Sink Current Limit

In a flyback application, the isolated output power rate may be limited by the low-side sink current limit. Therefore, users must select design parameters elaborately to promote the isolated power rate. From Equation 25 and Equation 26, we know that the key factors affecting the negative primary winding peak current are $D_{max}$, $N_2/N_1$, $N_3/N_1$, and the output current. The following tips are for trying to keep the margin:

1. Select a reasonable range of duty cycle. TI recommends a duty cycle ranging from 20% to 50% in most cases. Users can reduce $D_{max}$ by setting a lower primary voltage or increasing the minimum input voltage to increase the negative current margin.
2. Minimize the leakage inductance. Leakage inductance is a crucial factor determining the ramp rate of the current in the secondary winding which charges the output capacitor. A nominal amount of leakage is within 1% of primary inductance.
3. Pick the correct turns ratio. A lower turns ratio (isolated side to non-isolated side) results in a lower reflected current in the primary winding.
4. Raise the non-isolated output power, which will reduce the negative winding peak current.
5. Reduce the isolated output power. This is the most direct way to lower the level of the negative current.
4 Experimental Results

Figure 5 through Figure 17 show the experimental test results of Figure 4.
Figure 8. $V_{OUT2}$ Regulation vs $I_{OUT2}$ ($I_{OUT1} = 0$ A, $I_{OUT3} = 0$ A)

Figure 9. $V_{OUT3}$ Regulation vs $I_{OUT3}$ ($I_{OUT1} = 0$ A, $I_{OUT2} = 0$ A)

Figure 10. $V_{OUT2}$ Regulation vs $V_{IN}$ ($I_{OUT1} = 0$ A, $I_{OUT3} = 0$ A)
Figure 11. $V_{OUT3}$ Regulation vs $V_{IN}$ ($I_{OUT1} = 0$ A, $I_{OUT2} = 0$ A)

Figure 12. Steady State Waveforms ($V_{IN} = 10$ V, $I_{OUT1} = 1$ A, $I_{OUT2} = 0.2$ A, and $I_{OUT3} = 0.2$ A)

Figure 13. Steady State Waveforms ($V_{IN} = 10$ V, $I_{OUT1} = 0$ A, $I_{OUT2} = 0.2$ A, and $I_{OUT3} = 0.2$ A)
Figure 14. Ripple Voltage Waveforms ($V_{IN} = 10$ V, $I_{OUT1} = 1$ A, $I_{OUT2} = 0.2$ A, and $I_{OUT3} = 0.2$ A)

Figure 15. Load Step Response 50 mA to 200 mA ($V_{IN} = 10$ V, $I_{OUT1} = 0$ A, and $I_{OUT3} = 0$ A)

Figure 16. Line Step Response 10 V to 24 V ($I_{OUT1} = 1$ A, $I_{OUT2} = 0.2$ A, and $I_{OUT3} = 0.2$ A)
5 Conclusion

This application report presented the operating principles of a flybuck converter, showed typical operating current and voltage waveforms, and provided a detailed, step-by-step design example which explained how to select the external components. Data and waveforms tested based on the example design show that the flybuck can support a simple, small, and cost effective power solution, making it suitable as a flyback alternative, and the TPS54308 makes the advantage more obvious.

6 References

- Texas Instruments, TPS54308: 4.5-V to 28-V Input, 3-A Output, Synchronous 350-kHz FCCM Step-Down Converter in SOT23 Package, data sheet
- Texas Instruments, Designing an Isolated Buck (Flybuck) Converter, application report
- Texas Instruments, Design a Flybuck Solution With Optocoupler to Improve Regulation Performance Create an Inverting Power Supply, application report
- Texas Instruments, Creating a Split-Rail Power Supply With a Wide Input Voltage Buck Regulator, application report
IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated (‘TI”) technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT. AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include, without limitation, TI’s standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated