Optimizing Efficiency and Standby Power With the UCC28056x in Offline Applications

ABSTRACT

Modern product regulations require lower standby power and greater efficiency. Strategies for meeting these requirements can require complex power sequencing to shut down portions of the power system to elevate the light-load efficiency. In addition, shutting down portions of the power system, such as the PFC stage, requires a downstream power converter to be designed for a wide input voltage range. The UCC28056x architecture and features such as burst mode, empowers designs to meet these modern power requirements. This allows the PFC stage to remain on in all power modes.

Contents

1 Introduction ................................................................................................................... 2
2 Power Standards ............................................................................................................ 2
3 Optimizing Efficiency and Standby Power ........................................................................ 3
4 Burst Mode Operation .................................................................................................... 4
5 Limiting Static Losses .................................................................................................. 4
6 Standby Power Measurement Tips ................................................................................. 9
7 Summary ....................................................................................................................... 12
8 References ..................................................................................................................... 12

List of Figures

1 UCC28056x Design Example .......................................................................................... 3
2 Combining High-Voltage Dividers for UCC28056x and UCC25630x ...................................... 6
3 Standby Power Measurement Connections .................................................................... 10
4 AC Power Meter Connections ....................................................................................... 11
5 Efficiency versus Output Power of the UCC28056 ............................................................ 12

List of Tables

1 DOE Level VI (50 W to 249 W) ....................................................................................... 2
2 DOE Level VI (≥250 W) ............................................................................................. 2
3 CoC Tier II Power Requirement ..................................................................................... 2
4 Burst Mode Variation ................................................................................................... 4
5 X Capacitor Discharge Standards .................................................................................. 8
6 Standby Power Measurement of UCC28056 ..................................................................... 11
1 Introduction

Efficiency and standby power have become greater points of emphasis in offline applications, as product regulations continue to demand enhanced performance in these key areas. This emphasis has resulted in sophisticated power strategies to satisfy these requirements, such as shutting down the PFC stage when in low-power modes. While effective, this strategy greatly increases the complexity of the system design. This burdens the design of the DC/DC converters downstream of the PFC, forcing them to be able to handle a wider input voltage range. The UCC28056x device is specifically designed to address this issue and to maintain high efficiency across the entire load range, allowing the designer to leave the PFC on – even in low power modes. This application report examines design decisions for optimizing a transition-mode PFC design for efficiency and standby power using the UCC28056x.

2 Power Standards

Table 1 and Table 2 summarize the power requirements of the United States Department of Energy (DOE) Level VI for applications with nameplate output power of 50 mW and above.

Table 1. DOE Level VI (50 W to 249 W)

<table>
<thead>
<tr>
<th>DOE LEVEL VI (50 W to 249 W)</th>
<th>Standby Power</th>
<th>Regulates Efficiency Performance at:</th>
<th>Minimum 4 Point Efficiency Average</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>&lt; 210 mW</td>
<td>25%, 50%, 75%, 100% Load</td>
<td>88%</td>
</tr>
</tbody>
</table>

Table 2. DOE Level VI (>250 W)

<table>
<thead>
<tr>
<th>DOE LEVEL VI (&gt; 25 W)</th>
<th>Standby Power</th>
<th>Regulates Efficiency Performance at:</th>
<th>Minimum 4 Point Efficiency Average</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>&lt; 210 mW</td>
<td>25%, 50%, 75%, 100% Load</td>
<td>88%</td>
</tr>
</tbody>
</table>

Table 3 summarizes the power requirements of the European Union Code of Conduct (CoC) Tier II for applications with nameplate output power of 50 W to 250 W. Requirements for nameplate output power greater than 250 W are not available at the time.

Table 3. CoC Tier II Power Requirement

<table>
<thead>
<tr>
<th>CoC TIER II (50 W to 249 W)</th>
<th>Standby Power</th>
<th>Regulates Efficiency Performance at:</th>
<th>Minimum 4 Point Efficiency Average</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>&lt; 150 mW</td>
<td>10%, 25%, 50%, 75%, 100% Load</td>
<td>89%</td>
</tr>
</tbody>
</table>

Note that CoC Tier II takes into account a light-load efficiency point at 10% load, where efficiency typically suffers due to static losses and lower output power. A lower efficiency at 10% load then facilitates the need for even greater efficiency at the other four regulated efficiency points to meet the minimum average efficiency.
3 Optimizing Efficiency and Standby Power

To illustrate methods for optimizing standby power and efficiency, consider the following 85 VAC to 265 VAC, 165-W design shown in Figure 1.

Figure 1. UCC28056x Design Example
4 Burst Mode Operation

The UCC28056x implements a burst mode function to further enhance light-load efficiency and standby power. Furthermore, the on-time pulse width is ramped over the first four switching cycles upon entering burst mode. In addition, the on-time pulse width is ramped down over the last four switching cycles before exiting burst mode. This soft-on and soft-off strategy ramps up the line current over the first four cycles upon entering burst mode and ramps down the line current over the last four cycles. This feature limits audible noise and disturbance to the EMI filter in light-load conditions.

Entering and exiting burst mode is implemented as two comparator thresholds applied to the COMP pin voltage. The average voltage of the two comparator thresholds is approximately 10% of $V_{COMP_{Max}}$, meaning the power delivered during each burst period is approximately 10% of the maximum output power for the UCC28056. Table 4 showcases the burst mode threshold for all the UCC28056x devices:

<table>
<thead>
<tr>
<th>DEVICE</th>
<th>BURST MODE THRESHOLD</th>
</tr>
</thead>
<tbody>
<tr>
<td>UCC28056</td>
<td>10%</td>
</tr>
<tr>
<td>UCC28056A</td>
<td>15%</td>
</tr>
<tr>
<td>UCC28056B</td>
<td>15%</td>
</tr>
<tr>
<td>UCC28056C</td>
<td>10%</td>
</tr>
</tbody>
</table>

During the burst-on period, efficiency of the PFC stage is approximately equal to the efficiency of the PFC converter at 11% load. During the burst-off period, current consumption of the UCC28056x drops to 125 µA. Power loss during the burst-off period, when no switching action occurs, is primarily dominated by static power losses within the PFC stage. Equation 1 provides an approximation of the standby power performance

$$P_{Standby} \approx \frac{P_{IN} t_{Burst\_on\_time} + P_{Static\_loss} t_{Burst\_off\_time}}{t_{Burst\_on\_time} + t_{Burst\_off\_time}}$$

As the load on the PFC stage decreases below 10%, the frequency of burst periods also decreases to maintain high efficiency in light load.

5 Limiting Static Losses

Static losses from components within the circuit contribute to a higher standby power. Conduction losses in the bridge rectifier, boost diode, and MOSFET are a few examples. This section provides guidance for selecting appropriate values to minimize power loss in the PFC stage.

5.1 VOSNS Divider

The VOSNS pin is connected to the inverting input of an internal transconductance amplifier and is used to set the PFC stage output regulation point through a resistive divider. As the typical PFC output voltage is approximately 400 V, the static power loss in the feedback divider can be significant and is one of the primary contributors to high standby power. Equation 2 is the static power loss in the VOSNS divider:

$$P_{VOSNS} = \frac{V_{BLK}^2}{R_{OS1} + R_{OS2}}$$

where
- $V_{BLK}$ is the output voltage of the PFC stage
- $R_{OS1}$ is the top resistor of the divider
- $R_{OS2}$ is the bottom resistor of the divider

For an output voltage of 400 V and a total feedback resistance of 1 MΩ, the static loss from the feedback divider is 160 mW. As such, it is advantageous to use the largest feedback resistance possible. Larger values of $R_{OS1}$ result in degradation of regulation accuracy. However, due to the effect of the $V_{OSNS}$ bias current, $I_{OSNSBias}$. Equation 3 shows the relationship between regulation accuracy and the resistance of $R_{OS1}$.
\[
\frac{\Delta V_{BLK\ Reg}}{V_{BLK\ Reg}} = \frac{I_{OSBias} \cdot R_{OS1}}{V_{BLK\ Reg}}
\]

where

- \( I_{OSBias} \) is the bias current of the VOSNS pin

The maximum \( I_{OSNSBias} \) current is 100 nA. Equation 4 ensures output voltage regulation degrades less than 1\% due to \( I_{OSNSBias} \).

\[
R_{OS1} \leq 1\% \cdot \frac{V_{BLK\ Reg}}{I_{OSBias\ _{max}}}
\]
For an output voltage of 390 V, the maximum value of $R_{OS1}$ is 39 MΩ. The corresponding value of $R_{OS2}$ can be calculated using \textbf{Equation 5}.

$$\frac{R_{OS1}}{V_{BLKReg}} = \frac{R_{OS2}}{(V_{OSReg} - 1)}$$

where
- $V_{OSReg}$ is the reference voltage, 2.5 V

If $3 \times 10^{-6}$ MΩ resistors are used as $R_{OS1}$ and a 100 kΩ + 93.1 kΩ is used as $R_{OS2}$, the total standby power from the VOSNS divider is 5 mW.

\section*{5.2 UCC28056x and UCC25630x Feedback/BLK Divider}

For AC/DC systems using a LLC converter downstream of the PFC stage, it is possible to configure the $V_{OSNS}$ resistor divider to function as both the feedback divider for the transition mode boost PFC stage and the BLK pin divider for the LLC controller UCC25630x, as shown in \textbf{Figure 2}. This approach greatly reduces static power loss by eliminating an additional high-voltage divider from the total AC/DC system solution.

\begin{figure}[h]
\centering
\includegraphics[width=\textwidth]{figure2.png}
\caption{Combining High-Voltage Dividers for UCC28056x and UCC25630x}
\end{figure}

To accommodate the different resistor division ratios of UCC28056A/B and UCC25630x, two resistor taps are necessary. With the PFC bulk voltage set to 390 V, the VOSNS divider ratio, $K_{OS}$, equals 156 as \textbf{Equation 6} shows. $K_{BLK}$ is determined by the minimum PFC bulk voltage at which the LLC is expected to turn on. With a bulk-turn-on threshold of 3.05 V and desired turn-on threshold of 340 V, the BLK divider ratio, $K_{BLK}$, is equal to 111.5, as shown in \textbf{Equation 7}.

$$K_{OS} = \frac{V_{BLKReg}}{V_{OSReg}} = \frac{R_{OS1} + R_{OS2}}{R_{OS2}} = 156$$

$$K_{BLK} = \frac{V_{ON, LLC}}{V_{BLKTh}} = \frac{340 \text{V}}{3.05 \text{V}} = \frac{R_{OS1} + R_{OS2}}{R_{OS2} + R_{OS2}} = 111.5$$

\begin{equation}
K_{BLK} = \frac{V_{ON, LLC}}{V_{BLKTh}} = \frac{340 \text{V}}{3.05 \text{V}} = \frac{R_{OS1} + R_{OS2}}{R_{OS2} + R_{OS2}} = 111.5
\end{equation}

For this example, select an upper divider resistor, $R_{OS1}$, consisting of three series-connected 3.24 MΩ, 1206 SMT resistors, as \textbf{Equation 8} shows.

$$R_{OS1} = 3 \times 3.24 \text{M} \Omega = 9.72 \text{M} \Omega$$
Solving equations Equation 6 and Equation 7 simultaneously yields Equation 9.

\[ R_{\text{OS12}} = \frac{R_{\text{OS11}}}{K_{\text{OS}}} \left( \frac{K_{\text{OS}} - 1}{K_{\text{BLK}} - 1} - 1 \right) = 25.092k\Omega \] (9)

The corresponding \( R_{\text{OS2}} \) is then found using Equation 10.

\[ R_{\text{OS2}} = \frac{R_{\text{OS11}} + R_{\text{OS12}}}{K_{\text{OS}} - 1} = 62.87k\Omega \] (10)

These two resistances can be implemented using standard resistor values, as Equation 11 and Equation 12 show.

\[ R_{\text{OS12}} = 47.5k\Omega / 52.3k\Omega = 25.183k\Omega \] (11)

\[ R_{\text{OS2}} = 124k\Omega / 127k\Omega = 62.74k\Omega \] (12)

The total power dissipation of this combined resistor divider is 15.5 mW.

5.3 ZCD/CS Divider

Power dissipation in the ZCD/CS divider is highest during the burst-off condition. In this state, the drain voltage approximates a DC voltage equal to the line voltage peak. Equation 13 shows the peak power dissipation of the ZCD/CS divider.

\[ P_{\text{ZCMax}} = \frac{2 \cdot V_{\text{LineRMSMax}}^2}{R_{\text{ZC1}} + R_{\text{ZC2}}} \]

where

- \( R_{\text{ZC1}} \) is the resistance of the top resistor of the ZCD/CS divider
- \( R_{\text{ZC2}} \) is the resistance of the bottom resistor of the ZCD/CS divider

Much like the \( V_{\text{OSNS}} \) divider, the resistance of \( R_{\text{ZC1}} \) and \( R_{\text{ZC2}} \) can be increased with a small trade-off in ZCD pin sense accuracy. Equation 14 limits the accuracy degradation due to ZCD bias current to less than 1%.

\[ R_{\text{ZC1}} \leq \text{Error\%} \cdot \frac{K_{\text{ZC}} \cdot V_{\text{ZCBoRise}}}{I_{\text{ZCBias}}} = 1\% \cdot \frac{401 \cdot 0.3V}{100nA} = 12.03M\Omega \] (14)

The upper resistor in the divider chain, \( R_{\text{ZC1}} \), must withstand the peak output voltage under a surge test. For a rugged solution, the resistors in this location should have a voltage rating above the avalanche rating of the boost MOSFET. A series chain of three 1206 SMT, 3.24 MΩ satisfies the accuracy requirement and provides a voltage withstand capability above 600 V. Use Equation 15 and Equation 16 to determine appropriate values for \( R_{\text{ZC1}} \) and \( R_{\text{ZC2}} \):

\[ R_{\text{ZC1}} = 3 \cdot 3.24M\Omega = 9.72M\Omega \] (15)

\[ R_{\text{ZC2}} = \frac{R_{\text{ZC1}}}{R_{\text{ZC1}} - 1} = 24.3k\Omega \] (16)

With a maximum input voltage of 265 Vrms, the peak power dissipation during one half cycle is 14.41 mW.

5.4 X Capacitor Selection

X capacitors are a key component of EMI filters, and are connected line to line to suppress EMI noise. As the capacitor is charged and discharged, power is dissipated across the equivalent series resistance of the capacitor, as shown in Equation 17.

\[ P_{\text{XCap}} = I_{\text{XCap}}^2 \cdot R_{\text{ESR, XCap}} \] (17)

The rms capacitor current flowing through the capacitor is dependent on the line rms voltage, the frequency of the line, and the total capacitance in an X capacitor configuration. Neglecting parasitic inductance, the impedance presented to the line by the X capacitor can be calculated with Equation 18.
Limiting Static Losses

\[ Z_{\text{XC}} = \sqrt{\frac{1}{2 \cdot \pi \cdot f \cdot C} + (R_{\text{ESR}_{\text{XC}}} )^2} \]  

(18)

The power loss in X capacitance can be calculated using Equation 19.

\[ P_{\text{XCapMax}} = \left( \frac{\sqrt{2} \cdot V_{\text{LineRMSMax}}}{Z_{\text{XC}}} \right)^2 \cdot R_{\text{ESR}_{\text{XC}}} \]  

(19)

For a maximum line voltage of 265 Vrms and 0.33 µF in parallel, each with a dissipation factor of 0.00022, the power dissipated in the X capacitance is 6.4 mW.

5.5 Active X Capacitor Discharge

Some applications require a method to discharge the line-to-line capacitors used in EMI filters to a reasonable voltage within a specified time. This is to ensure that high voltage does not remain on the AC plug indefinitely. There are several standards which govern the discharge time, such as IEC60950, IEC60065, and IEC62368. Table 5 summarizes these standards.

<table>
<thead>
<tr>
<th>STANDARD</th>
<th>DISCHARGE TIME CONSTANT FROM AC UNPLUG (SECONDS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>IEC60950</td>
<td>1s</td>
</tr>
<tr>
<td>IEC60065</td>
<td>1s</td>
</tr>
<tr>
<td>IEC62368</td>
<td>2s</td>
</tr>
</tbody>
</table>

A prevailing practice is to place bleed resistors in parallel to the X capacitors. A general guideline is every 100 nF of capacitance requires a maximum bleed resistor of 10 M\(\Omega\) be added in parallel. For an X capacitance of 330 nF, a bleed resistance of at least 3.3 M\(\Omega\) is needed.

While this is a cost-effective approach, it leads to additional static power loss in the system and an increase in standby power. For an input voltage range of 85 VAC to 265 VAC, the power loss in a 3.3-M\(\Omega\) bleed resistor divider is 21.2 mW. A more efficient approach is to use an active X capacitor discharge function that only engages when an AC disconnect is detected. For AC/DC systems using a downstream LLC stage, such a feature is integrated into the UCC256301 and UCC256304 resonant controllers. The UCC256301 and UCC256304 are able to sense the AC line through a high-voltage pin and, when an AC disconnect event is detected, discharge the X capacitance. During steady state, the maximum leakage of the HV pin is 7.55 µA. Every 720 ms, the UCC25630x converter applies a test current staircase to the line. This checks for zero crossing, and determines an AC unplug event. Assuming the voltage applied to the HV pin is a rectified sine wave equal to the AC line voltage, the worst-case power dissipation can be calculated using Equation 20:

\[ P_{\text{XCapDischarge}} = V_{\text{HVPin}} \cdot I_{\text{HVPin\_leakageMax}} + P_{\text{TestCurrent}} = 265\text{V} \cdot 7.55\mu\text{A} + 9\text{mW} = 1\text{mW} \]  

(20)

5.6 Bridge Rectifier

Power losses in the bridge rectifier are a result of the forward voltage during the conduction period, and the parasitic resistance of each diode. The total power loss in each diode is expressed in Equation 21.

\[ P_{\text{Diode}} = V_F \cdot I_{\text{Diode\_avg}} + R_{\text{Diode}} \cdot I_{\text{Diode\_RMS}}^2 \]  

(21)

The worst-case power loss occurs at minimum line voltage and maximum load. For a peak input current of 2.1 A, forward voltage of 1 V and parasitic resistance of 80 m\(\Omega\), the total power loss per diode can be calculated using Equation 22.

\[ P_{\text{Diode}} = 1\text{V} \cdot 1.34\text{A} + 0.08\text{Ω} \cdot 1.48\text{A}^2 = 1.515\text{W} \]  

(22)

Equation 23 shows the total loss in the bridge rectifier.

\[ P_{\text{Rectifier}} = 4 \cdot P_{\text{Diode}} = 6.06\text{W} \]  

(23)
The forward voltage of a diode is dependent on temperature. Forward voltage decreases as the junction temperature of the diode increases. As such, there exists a trade-off between allowable rise in junction temperature, and lower conduction losses in the bridge rectifier.

5.7 MOSFET Selection

Total power loss in the boost switching element can be described by the conduction loss. This is due to the on-resistance of the switch and the switching loss from driving the gate of the MOSFET. The conduction loss can be calculated with Equation 24.

\[ P_{\text{Cond}} = I_{\text{MOS,RMS}}^2 \cdot R_{\text{DS,on}} \cdot C_{\text{temp}} \]

where
- \( I_{\text{MOS,RMS}} \) is the rms current of the MOSFET
- \( R_{\text{DS,on}} \) is the on resistance of the MOSFET
- \( C_{\text{temp}} \) is the temperature coefficient associated with the on resistance

Maximum current in the switch occurs at full load and minimum input voltage can be calculated with Equation 25.

\[ I_{\text{MOS,RMS,Max}} = \frac{110\% \cdot P_{\text{Load,Max}}}{V_{\text{Line,RMS,Min}}} \cdot \sqrt{\frac{4}{3} \cdot \frac{2 \cdot \sqrt{2} \cdot V_{\text{Line,RMS,Min}}}{9 \cdot \pi \cdot V_{\text{BLK}}}} \]  

The on resistance increases as the junction temperature of the MOSFET increases, and is represented in the conduction loss equation by \( C_{\text{temp}} \). Reducing temperature rise in the MOSFET during operation minimizes the conduction loss. Switching losses in the MOSFET are summarized with Equation 26 through Equation 28.

\[ t_{\text{rise}} = \frac{Q_{\text{gd}} \cdot R_{\text{gate,total}}}{V_{\text{miller}}^2} + \frac{Q_{\text{gd}} \cdot R_{\text{gate,total}}}{V_{\text{gs(th)}}^2} \]

\[ t_{\text{fall}} = \frac{Q_{\text{gd}} \cdot R_{\text{gate,total}}}{V_{\text{miller}}^2} + \frac{Q_{\text{gd}} \cdot R_{\text{gate,total}}}{V_{\text{gs(th)}}^2} \]

\[ P_{\text{switching}} = V_{\text{DS}} \cdot \frac{F_{\text{SW}}}{2} \cdot (t_{\text{rise}} \cdot I_{\text{FET,min}} + t_{\text{fall}} \cdot I_{\text{FET,max}}) \]

It is advantageous to minimize the gate charge of the MOSFET to lower the rise and fall transition times. However, for 600-V MOSFETs, the choice is limited in this regard.

6 Standby Power Measurement Tips

Real power consumed by the PFC stage can be calculated using Equation 29.

\[ P_{\text{real}} = V_{\text{Line}} \cdot I_{\text{Line}} \cdot PF \]

Due to the burst mode behavior of UCC28056x, input power variation is often quite high. It can be difficult to measure accurately from an instantaneous power measurement. Using a power meter with an integration function allows the user to integrate mWh over a set time interval, and then perform a simple calculation to obtain the average input power consumed by the PFC stage. Figure 3 shows the proper connections for standby power measurement on the UCC28056EVM-296.
6.1 **Power Meter Connections and Settings**

It is strongly advised to physically disconnect the output of the PFC stage from any measurement instrumentation, such as electronic loads or voltmeters. Because the output of the PFC stage is relatively high voltage, leakage current drawn by a measurement instrument can result in a light load of 10s of mW, which artificially inflates the standby power measurement. It is also important to connect the positive terminal of the voltage measurement to the cord facing the AC source. This is to prevent power consumption of the AC line voltage measurement from inflating the standby power results. As very little current is drawn by the PFC stage while in standby, the measurement error of the line voltage is minimal, and can be neglected. Connect the ammeter in the neutral line to avoid high-frequency noise and capacitive coupling from adding to the current measurement reading.
Greater precision in both the line voltage and line current measurement lowers the noise floor of the measurement and minimizes the amount of error that is integrated over the measurement interval. Using the lowest possible voltage range is recommended. The current range must be large enough to measure the peak line current during the burst period. It is recommended to use a current probe to measure the peak line current and select a current range just above the maximum measured line current.

6.2 Average Input Power Calculation

In integration mode, the power meter calculates the amount of mWh the PFC stage consumes during the measurement interval. The average input power can then be calculated using Equation 30.

\[
P_{\text{avg}} = \frac{\text{mWh}_{\text{measured}} \cdot 60 \text{ minutes}}{t_{\text{interval}(\text{minutes})}}
\]

(30)

6.3 Standby Power and Efficiency Measurement

Table 6 summarizes the standby power measurement of the PFC design from 85 VAC to 265 VAC.

<table>
<thead>
<tr>
<th>INPUT VOLTAGE (Vrms)</th>
<th>INPUT POWER (mW)</th>
<th>VCC VOLTAGE (V)</th>
<th>VCC CURRENT (µA)</th>
<th>TOTAL STANDBY POWER (mW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>85</td>
<td>23</td>
<td>12.0074</td>
<td>104.034</td>
<td>24.249</td>
</tr>
<tr>
<td>115</td>
<td>24</td>
<td>12.0101</td>
<td>107.022</td>
<td>25.285</td>
</tr>
<tr>
<td>230</td>
<td>39</td>
<td>12.0632</td>
<td>105.630</td>
<td>40.268</td>
</tr>
</tbody>
</table>

Table 6. Standby Power Measurement of UCC28056
Summary

Figure 5 summarizes the efficiency performance across line and load of UCC28056.

![Efficiency vs Output Power](image)

Figure 5. Efficiency versus Output Power of the UCC28056

7 Summary

The UCC28056x offers superior standby power and efficiency performance across the entire load range, and empowers designs to meet the latest power standards. Burst mode operation of the UCC28056x allows for high light-load efficiency which enables the design to keep the PFC on even in low-power modes. By allowing the PFC to always be on, it simplifies the overall system complexity and simplifies the design of downstream converters by allowing for a tighter input voltage range.

8 References

2. Texas Instruments, Power Stage Designer ™ User's Guide
3. Texas Instruments, UCC28056x Selection Guide Application Note
# Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## Changes from A Revision (August 2019) to B Revision

<table>
<thead>
<tr>
<th>Change Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Edited application report for clarity</td>
<td>1</td>
</tr>
<tr>
<td>Updated Figure 1 to reflect new boost inductance value</td>
<td>3</td>
</tr>
</tbody>
</table>

## Changes from Original (February 2018) to A Revision

<table>
<thead>
<tr>
<th>Change Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Replaced UCC28056 to UCC28056x</td>
<td>1</td>
</tr>
<tr>
<td>Changed specifics for UCC28056 in Section 4</td>
<td>4</td>
</tr>
<tr>
<td>Added burst mode variation for various devices</td>
<td>4</td>
</tr>
<tr>
<td>Changed specifics to UCC28056 in Table 6</td>
<td>11</td>
</tr>
<tr>
<td>Added link to selection guide</td>
<td>12</td>
</tr>
</tbody>
</table>
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated