5 A Buck Converter Using the TPS6420x Family of Step Down Controllers

Jeff Falin PMP Portable Power

ABSTRACT

This application report describes a circuit to boost the output current of a TPS6420x buck step-down switching power supply controller. With the addition of a simple driver circuit, the controllers can be configured to provide output currents above the 3-A rating in the datasheet.

In a typical TPS6420x application, the signal SW drives the gate of the PMOS FET. A power FET capable of handling more than 3 A generally has a large gate capacitance. For a high-speed switching circuit such as a switching power supply, a brief, but high-current transition is required to charge and discharge the gate capacitance. The SW gate-drive current is the limiting factor for output current in a TPS6420x-based design. To date, only a few FETs, such as the Si5475, have low enough gate capacitances to enable a TPS6420x circuit to deliver up to 3 A. Higher output currents require higher gate-drive currents.

The current necessary to drive much larger power FETs can be supplied by a drive-boost circuit consisting of two complementary bipolar transistors (Q1), as shown in Figure 1. Because the bipolar transistors in Q1 only supply the transient currents necessary to handle the gate capacitance of Q2, they do not dissipate appreciable heat, and only require a small package. In the implementation shown in Figure 1, the bipolar transistors are in a single SOT23-6 package (ZXTD6717E6).

Figure 1. TPS64202 Configured to Provide 3.3 V @ 5 A

The bipolar transistors allow the TPS6420x circuit in the design example to provide up to 5 A of total output current. Higher output current can be achieved with a larger Q2 FET, D1 diode, and/or inductor. See the design example for complete design equations.
In summary, since the control topology for the TPS6420x family relies on output ripple being fed back to the error amplifier, the datasheet design equations recommend a large (> 4.7 µH) inductor and an output capacitor with an ESR between 50 mΩ and 100 mΩ. However, at higher output currents, the output ripple created by the product of the inductor ripple current and output-capacitor ESR is too large for a practical buck converter. Moreover, since the current rating of an inductor varies inversely to its inductance value, more low-value (< 4.7 µH) inductors are available with high current ratings. For this application, a 1.5 µH inductor, ceramic output capacitors, and resistor R2 were used to provide a practical, low output-ripple buck converter.

Figure 2 shows the efficiency of the circuit.

![Figure 2 - Efficiency](image)

Figure 3 shows the normalized load regulation.

![Figure 3 - Normalized Load Regulation](image)
Figure 4 shows the output ripple (CH1) at 5 A (CH4)

![Figure 4. Output Voltage Ripple at I_{OUT} = 5 A](image)

**Design Example**

This example describes an application with \( V_{IN} = 5.0V \pm 5\% \), \( T_{A,\text{max}} = 55^\circ \text{C} \) and using ceramic output capacitors to generate 3.3 V and 5 A.

1. Calculate the sense resistor, \( R_1 \), for the current limit:

\[
R_1 = \frac{V_{\text{ISENSE MIN}}}{1.3 \times I_{O,\text{MAX}}} = \frac{90 \text{ mV}}{1.3 \times 5 \text{ A}} = 0.014 \Omega
\]

The next lower standard value (12 m\( \Omega \)) is selected. If the \( R_{DS(ON)} \) of the PMOS FET is used instead of a current sense resistor, then a PMOS with \( R_{DS(ON)} \) less than this amount must be selected.

2. Calculate the resistors for the output voltage divider using \( V_{FB} = 1.21V \).

Choose \( R_4 = 301 \text{ k}\Omega \), then using datasheet equation 5 below, \( R_2 \parallel R_3 = 520 \text{ k}\Omega \)

\[
R_2 \parallel R_3 = \left( \frac{V_O - V_{FB}}{V_{FB}} \right) \times R_4 = \left( \frac{3.3 \text{ V} - 1.21 \text{ V}}{1.21 \text{ V}} \right) \times \left( 301 \text{ k}\Omega \right) = 520 \text{ k}\Omega
\]

Set \( R_2 = 2.2 \text{ M}\Omega \) to minimize \( I_Q \), then use modifications of data sheet equations 28 and 29 to compute \( R_3 = 681 \text{ k}\Omega \)

\[
R_3 = \frac{1}{\frac{1}{R_2} - \frac{1}{R_3}} = \frac{1}{\frac{1}{520 \text{ k}\Omega} - \frac{1}{2.2 \text{ M}\Omega}} = 681 \text{ k}\Omega
\]
3. Select the external PMOS, Q1.

The minimum input voltage for this application is 5V minus the 5% tolerance, or 4.5V. So, the maximum RMS current through the FET per datasheet equation 11 is

\[ I_{\text{PMOS RMS}} \approx I_{\text{QMAX}} \times \sqrt{D_{\text{MAX}}} = 5 \times \sqrt{\frac{3.3 \text{ V}}{4.5 \text{ V}}} = 4.3 \text{ A} \]

Per datasheet equation 12, the power dissipation from conduction losses in the FET is

\[ P_{\text{COND}} \approx (I \times \sqrt{D})^2 \times \Gamma_{\text{DS(ON)}} = (4.3 \times 0.031 \Omega) \approx 0.57 \text{ W} \]

where the \( \Gamma_{\text{DS(ON)}} \) at \( T_A = 55^\circ \text{C} \) and \( V_{\text{GS}} = 4.5 \text{ V} \) was used.

The Si5475, with \( P_{\text{Dmax}} = 0.7 \text{ W} \) at \( T_A = 85^\circ \text{C} \), was selected for this application. Otherwise a PMOS with lower \( \Gamma_{\text{DS(ON)}} \), and/or a bigger package and therefore lower power dissipation specification, must be used.

4. Select the external diode, D1.

The datasheet assumes that the device only provides currents less than or equal to 3A and uses only the average current through the diode \( (I \times 1 - D_{\text{MIN}} = 5 \times (1 - \frac{3.3}{5.5}) = 2.0 \text{ A} ) \) to select the diode based on its current rating. At higher currents, it is best to also consider the diode’s maximum power dissipation. Average thermal-power calculations require the instantaneous voltage drop across the diode at the maximum output current per the diode’s datasheet curves. Average thermal power in the diode is computed using this equation:

\[ P_{\text{THERMAL}} = I_{\text{QMAX}} \times V_{\text{SCHOTTKY}} \times (1 - D_{\text{MIN}}) \times 0.4 \times V \times \left( 1 - \frac{3.3 \text{ V}}{5.5 \text{ V}} \right) = 0.8 \text{ W} \]

where \( V_{\text{SCHOTTKY}} \) is the voltage drop across the 30BQ015, 3-A Schottky diode in SMC package at \( I_{\text{Q}} = 5 \text{ A} \).

5. Select the correct TPS64202 option for U1 using application note SLVA160.

6. Determine the maximum inductor ripple current.

The output-voltage ripple per datasheet equation 14 is

\[ \Delta V_{\text{P-P}} \approx 1.1 \times \Delta I_L \times ESR_{\text{COUT}} \]

Solving for \( \Delta I_L \), assuming \( ESR_{\text{COUT}} \leq 20 \text{ m}= \) and with a design goal of \( \Delta V_{\text{P-P}} \leq 20 \text{ m=}, \) gives the following:

\[ \Delta I_L \approx \frac{\Delta V_{\text{P-P}}}{1.1 \times ESR_{\text{COUT}}} = \frac{25 \text{ mV}_{\text{P-P}}}{1.1 \times 20 \text{ m}=} = 1.13 \text{ A} \]
7. Calculate the inductor value for L1

Using the TPS64202 running in minimum-off-time mode and using a much larger inductor ripple current than would be allowed with larger ESR, non-ceramic output capacitors yields the smallest inductor value as computed by datasheet equation 10:

\[ L = \frac{V_o + V_{SCHOTTKY} + (R_{RL} + I_{OMAX}) \times t_{OFFMIN}}{\Delta I_L} \times \frac{3.3 \text{ V} + 0.4 \text{ V} + 0.20 \Omega \times 5 \text{ A}}{1.13 \text{ A}} \times 0.3 \mu\text{S} = 1.25 \mu\text{H} \]

where \( R_{RL} \) is an estimate of the inductor dc resistance.

The next larger value, 1.5 \( \mu \)H, is selected.

8. Select the output capacitors, C2 and C3.

Assuming that the application requires \( \Delta V_o \leq 250 \text{ mV} \) for a \( \Delta I_O = 5 \text{ A} \), datasheet equation 16 computes the necessary ceramic output capacitance.

\[ C_O = \frac{L \times \Delta I_O^2}{(V_i - V_o) \times \Delta V_o} = \frac{(1.5 \mu\text{H}) \times (5 \text{ A})^2}{(5 \text{ V} - 3.3 \text{ V}) \times 250 \text{ mV}} = 90 \mu\text{F} \]

The next larger value, 100 \( \mu \)F, implemented by two 47 \( \mu \)F capacitors in parallel, is selected.

9. Use a feed-forward capacitor, C4, of approximately 68 pF for designs using ceramic output capacitors.

10. Select the input capacitor, C1.

Assuming that the maximum input-voltage ripple \( V_{(RIPPLE)} \) is 100 mV for this application, datasheet equation 7 gives the minimum value for the input capacitor, C1.

\[ C_{MIN} = \frac{1}{2} \frac{L(\Delta L)^2}{V_{(RIPPLE)} \times V_i} = \frac{1}{2} \times 1.5 \mu\text{H} \times 1.13^2}{250 \text{ mV} \times 5 \text{ V}} = 0.8 \mu\text{H} \]

The minimum required input capacitance of 10 \( \mu \)F is used.
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Amplifiers</td>
<td>Audio</td>
</tr>
<tr>
<td>Data Converters</td>
<td>Automotive</td>
</tr>
<tr>
<td>DSP</td>
<td>Broadband</td>
</tr>
<tr>
<td>Interface</td>
<td>Digital Control</td>
</tr>
<tr>
<td>Logic</td>
<td>Military</td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Optical Networking</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Security</td>
</tr>
<tr>
<td></td>
<td>Telephony</td>
</tr>
<tr>
<td></td>
<td>Video &amp; Imaging</td>
</tr>
<tr>
<td></td>
<td>Wireless</td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated