Small, Dynamic Voltage Management Solution Based on TPS62300 High-Frequency Buck Converter and DAC6571

Christophe Vaucourt and Markus Matzberger

ABSTRACT

As cellular phones and other portable electronics become more complex, more power is consumed by both active and standby systems. Consequently, power management design for portable devices offers new challenges in core voltage, energy management, and battery lifetime.

Hardware designers already have started to use advanced and highly integrated power management devices featuring core voltage scaling and various voltage regulators to supply other rails (e.g., memory, I/Os, etc.). Nevertheless, these complex solutions do not necessarily offer enough flexibility to systems designers.

This application report describes an innovative way to tackle the dynamic voltage management problem based on the TPS62300, TI’s first generation of high-frequency step-down converters.

Contents

1 System Overview ............................................................................................................................2
2 Step-Down Converter for Core Power Supply..............................................................................2
3 Dynamic Voltage Scaling ...............................................................................................................2
4 I²C Controlled Adaptive Voltage Scaling: How it Works .............................................................5
5 Conclusion.......................................................................................................................................9
6 References.......................................................................................................................................9

Figures

Figure 1. System Overview Adaptive Voltage Scaling....................................................................2
Figure 2. TPS62300 Simplified Block Diagram ............................................................................3
Figure 3. TPS62300 Reference Voltage Amplifier ......................................................................4
Figure 4. Output Voltage vs. DAC Control Voltage ..................................................................5
Figure 5. Application Circuit for Dynamic Management ..............................................................6
Figure 6. Application PCB .............................................................................................................6
Figure 7. VDAC and VOUT vs. DAC Value .................................................................................7
Figure 8. Default Core Voltage VOUT Set to 1.3 V at Power Up .................................................8
Figure 9. Core Voltage Step From 1.1 V to 1.5 V ......................................................................9
Figure 10. Core Voltage Step From 1.5 V to 1.1 V ....................................................................9

Tables

Table 1. Power Converter Operation Summary ...........................................................................4
1 System Overview

Most modern processors targeting portable applications have an integrated I\(^2\)C serial interface to control their external power management unit. Figure 1 shows an alternative solution to generate an adaptive core power supply. The power consumed by processor cores is proportional to the operating frequency and to \(V_{\text{CORE}}^2\).

This two-chip solution based on the TPS62300 (3-MHz synchronous step-down converter) and the DAC6571 (10-bit digital-to-analog converter) combines high accuracy and ultra-small voltage stepping size.

Depending on the operating frequency of the processor, the core voltage can be dynamically and accurately adapted to its lower limit in order to minimize power consumption. This principle can be used not only to reduce power consumption in active mode, but also to extend standby time through a reduction of leakage current effects in deep-sleep mode.

![Figure 1. System Overview Adaptive Voltage Scaling](image)

2 Step-Down Converter for Core Power Supply

The TPS62300 is the first product of a new generation of high-frequency step-down converters operating at 3-MHz switching frequency. The best-in-class transient response and output voltage accuracy meet the tightest voltage specifications required by modern cores.

The TPS62300 converter can operate with inductors down to 1 \(\mu\)H and output capacitors as low as 4.7 \(\mu\)F allowing the use of tiny and low-cost chip inductors. Along with its chip scale packaging (2 mm x 1 mm x 0.65 mm), the device fulfills mobile phone manufacturer needs when small and low-profile solution size becomes a key factor.

3 Dynamic Voltage Scaling

Figure 2 shows a simplified block diagram of TPS62300 converter that illustrates the gain architecture and control-loop design of the device. One noticeable departure from conventional regulators is the means by which the output voltage is set.
Conventionally, a reference voltage is applied to the positive terminal of an error amplifier, and the desired output voltage is programmed by sensing the output voltage and dividing it down to the reference voltage by means of external resistors.

The TPS62300 generates its output by amplifying the reference voltage (V_{REF} = 400 mV) up to 2/3 of the required output voltage by means of an internal low-power, low-offset operational amplifier and external resistor programming. This voltage becomes the reference for the power train that has a DC closed-loop gain (A_{PT}) of 1.5.

A fixed closed-loop gain in the power amplifier not only gives a constant small-signal transient response, irrespective of the programmed output voltage, but also leads to tight regulation tolerances and robustness in respect to L/C combinations.

Figure 2. TPS62300 Simplified Block Diagram

Figure 3 details the implementation of the operational amplifier used to amplify the band-gap reference voltage. This low-offset operational amplifier can be seen as an ideal amplifier with a class-A output stage that has the characteristic to be able to source but not to sink current.

To act as a linear system with negative feedback, the band-gap buffer amplifier would need to be operated with a DAC voltage below V_{REF} (400 mV). Only in this case, current flows out of the ADJ pin towards GND via the R_1 and R_2 resistors.

Assuming that the DAC voltage is higher than V_{REF}, V_{REF} implies that a current is circulating the opposite way through R_1 and R_2 into the ADJ pin. Because the operational amplifier output stage (MOS1) can only source current, it cannot operate in linear mode any longer. In this case, the MOS1 transistor used in a voltage follower configuration has high impedance. Actually, to override the ADJ voltage, it is simply necessary to keep the FB potential above the internal reference voltage (V_{REF}).
When the ADJ voltage is overridden by the DAC, the external default voltage-setting resistors $R_1$ and $R_2$ need to be considered with respect to the resistance into the ADJ pin ($1\,\text{M} \Omega \pm 30\%$).

In fact, $R_1$ and $R_2$ in series are forming a voltage divider with the resistance into the ADJ pin. To achieve 1% DC accuracy over temperature, line, and load variations, it is recommended to select $R_1 + R_2$ in the 20-kΩ range.

Table 1 summarizes the operation of the power converter.

**Table 1. Power Converter Operation Summary**

<table>
<thead>
<tr>
<th>DAC Voltage (mV)</th>
<th>ADJ Voltage (mV)</th>
<th>DC/DC Output Voltage (mV)</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>$V_{ADJ} = V_{REF} \times \left[1 + \frac{R_1}{R_2}\right]$</td>
<td>$V_{OUT} = A_{PT} \times V_{REF} \times \left[1 + \frac{R_1}{R_2}\right]$</td>
<td>Set default output voltage</td>
</tr>
<tr>
<td>$&lt; 400,\text{mV}$</td>
<td>$V_{ADJ} = V_{REF} + \frac{R_1}{R_2} (V_{REF} - V_{DAC})$</td>
<td>$V_{OUT} = A_{PT} \times V_{REF} + \frac{R_1}{R_2} (V_{REF} - V_{DAC})$</td>
<td></td>
</tr>
<tr>
<td>$&gt; 400,\text{mV}$</td>
<td>$V_{ADJ} = V_{DAC} \times \left[\frac{1M\Omega}{1M\Omega + R_1 + R_2}\right]$</td>
<td>$V_{OUT} = A_{PT} \times V_{DAC} \times \left[\frac{1M\Omega}{1M\Omega + R_1 + R_2}\right]$</td>
<td>MOS1 high-impedance, override ADJ pin</td>
</tr>
</tbody>
</table>

Note 1. Internal reference voltage $V_{REF}$ typical = 400 mV

Note 2. DC power train amplification $A_{PT}$ typical = 1.5
Figure 4 shows TPS62300 output voltage response vs. DAC voltage. For best performance in dynamic voltage management applications, operating with a DAC voltage above 450 mV is recommended.

![Figure 4. Output Voltage vs. DAC Control Voltage](image)

4 I²C Controlled Adaptive Voltage Scaling: How it Works

Figure 5 shows circuit implementation based on TPS62300 and DAC6571. The TPS62300 can provide up to 500-mA output current and output voltage as low as 0.6 V.

The 10-bit D/A converter DAC6571 comes in a small 6-pin SOT23 package. This device is part of TI's single-channel D/A converter family DAC7571/6571/5571 providing a 12/10/8-bit resolution. These products integrate an I²C interface supporting standard/fast mode (up to 400 kbps) and high-speed mode (up to 3.4 Mbps). At power up, the integrated power-on-reset circuitry sets the output voltage to 0 V.
In this application, the TPS62300 is directly powered from a single-cell, Li-ion battery. The DAC6571 is supplied by a regulated voltage, in this case, 2.85 V. This supply voltage can be derived from another system rail. The architecture of the D/A converter is based on an R/2R resistor string, specified monotonic by design.

For the core supply voltage, two different operating modes need to be considered:

- Default output voltage:
  This voltage is valid after power-on-reset of the DAC at start-up. As long as the DAC has not been programmed via I²C interface, its output voltage stays at 0 V. During this phase, the core voltage is defined by the resistors R₁ and R₂, according to the formula listed in Table 1 (see default output voltage).

- DAC-controlled output voltage:
In this mode, the D/A converter output voltage should be programmed higher than 0.45 V to take advantage of the “override” function. In this mode, the core supply voltage can be calculated according to the formula listed in Table 1 (MOS1 high impedance).

The output voltage of the DAC6571 can be determined by Equation 1:

\[ V_{DAC} = V_{DD} \times \left( \frac{D}{1024} \right) \]  

(1)

Where:

D = Decimal equivalent of the binary code loaded into the DAC register; it can range from 0 to 1023.

And:

\[ V_{DD} = \text{DAC supply voltage} \]

The core voltage \( V_{OUT} \) in DAC-controlled mode can therefore be calculated by Equation 2.

\[ V_{out} = V_{DD} \times \left( \frac{D}{1024} \right) \times A_{PT} \times \left( \frac{1M \Omega}{1M \Omega + R_1 + R_2} \right) \]  

(2)

With DC power train amplification \( A_{PT} \) typical = 1.5

Figure 7 illustrates \( V_{DAC} \) (DAC output voltage) and \( V_{OUT} \) (core voltage) depending on the DAC programming value.
In this application, a default core voltage of 1.3 V has been selected. Therefore, the necessary resistor values for R1 and R2 need to be:

\[
\begin{align*}
R1: 9.5 \, k\Omega \\
R2: 8.2 \, k\Omega
\end{align*}
\]

The default core voltage adjustment during power up is shown in Figure 8. The TPS62300 powers a resistive load of 3.9 Ω which results in a load current of 330 mA at 1.3-V default output voltage. In Figure 8, the enable pin (EN) of the DC/DC converter is driven high together with VIN. The core voltage ramps up with a minimum delay. Modern processors, however, are able to generate control signals to start up external core supply circuits by themselves. In this case, the processor controls the enable pin of TPS62300.

After the core voltage has ramped up to its default value and the processor is operating, the core voltage can be dynamically adjusted. In order to reduce power consumption and to extend battery lifetime, the processor clock and core voltage can be adapted to the optimum.

Figure 9 and Figure 10 show scope snapshots of V\textsubscript{OUT} during a step-up/down voltage scaling. This application executes the transition between a floor level of 1 V and a roof level of 1.5 V in less than 20 μs. Furthermore, the advanced regulation of the TPS62300 provides best-in-class line transient response, which results in minimized voltage over/undershoots during core voltage adaptation.

![Image](VIN_IN(3.6V)\rightarrow EN_DC/DC\rightarrow V_{OUT} = V_{CORE}(1.3V)\rightarrow COIL_CURRENT)

**Figure 8.** Default Core Voltage V\textsubscript{OUT} Set to 1.3 V at Power Up
Small, Dynamic Voltage Management Solution Based on TPS62300 High-Frequency Buck Converter and DAC6571

Figure 9. Core Voltage Step From 1.1 V to 1.5 V

Figure 10. Core Voltage Step From 1.5 V to 1.1 V

5 Conclusion

This solution for dynamic voltage management supports fast and accurate voltage scaling as required by today’s and next-generation processor cores. It is controlled via the I²C serial interface, which is a common interface for this purpose. The small packages of the TPS62300 and DAC6571 and the few external components allow a small solution size. The best-in-class load and line transient performance of TPS62300 makes this device ideally suited for core supplies of modern and next-generation processors.

6 References

1. TPS623xx, 500-mA, 3-MHz Synchronous Step-Down Converter in Chip Scale Packaging data sheet (SLVS528)
2. DAC6571, +2.7-V to +5.5-V, I²C Interface, Voltage Output, 10-Bit Digital-to-Analog Converter data sheet (SLAS406)
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Amplifiers</td>
<td>Audio</td>
</tr>
<tr>
<td>Data Converters</td>
<td>Automotive</td>
</tr>
<tr>
<td>DSP</td>
<td>Broadband</td>
</tr>
<tr>
<td>Interface</td>
<td>Digital Control</td>
</tr>
<tr>
<td>Logic</td>
<td>Military</td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Optical Networking</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Security</td>
</tr>
<tr>
<td></td>
<td>Telephony</td>
</tr>
<tr>
<td></td>
<td>Video &amp; Imaging</td>
</tr>
<tr>
<td></td>
<td>Wireless</td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated