ABSTRACT

The TPS6213x/4x/5x is a family of synchronous buck DC-DC converters with a wide operating input voltage range from 3 V to 17 V and adjustable output voltage of 0.9 V to 6 V. Because of the wide input and output voltage ranges, they are ideal for use in systems which contain multiple output voltage rails. This application note describes how to use the EN, PG, and SS/TR pins in tracking and sequencing applications in such systems which contain any combination of the TPS6213x, TPS6214x, or TPS6215x devices.
Device Description

1 Device Description

The TPS6213x/4x/5x devices are easy to use synchronous step down DC-DC converters suited for applications that require tracking and sequencing. They have a built-in power good function to indicate the status of the device, a soft start circuit to control the output voltage slope during start up, and an enable function for controlling the turn on of the device. Each of these functions is useful for tracking and sequencing.

1.1 Soft Start and Tracking (SS/TR)

The rate in which the output voltage rises up to the full operational level during the start up phase is controlled through the SS/TR pin. A capacitance \( C_{SS} \) is connected between the SS/TR pin and the IC ground; and the size of the capacitor determines the soft start ramp up time \( T_{SS} \) per Equation 1.

Equation 2 shows the relationship between the SS/TR pin voltage and FB pin voltage.

\[
T_{SS} = C_{SS} \times \left( \frac{V_{SS/TR \ (MAX)}}{I_{SS}} \right) \ [\text{sec}] \quad (1)
\]

\[V_{FB} = 0.64 \times V_{SS/TR} \quad (2)\]

\( V_{SS/TR \ (MAX)} \) is the maximum SS/TR pin voltage of 1.25V that relates to the maximum FB pin voltage of 0.8V. Though the SS/TR pin voltage may increase beyond 1.25V, the FB pin voltage stops tracking the increasing SS/TR pin voltage at this point and remains at its final value of 0.8 V. The voltage at the FB pin corresponds to the output voltage. \( I_{SS} \) is the SS/TR pin’s internal source current which equals \( I_{SS} = 2.5 \mu A \).

By sourcing a constant current onto the capacitor \( C_{SS} \), the device linearly ramps up the voltage on the SS/TR pin, which corresponds to the voltage on the FB pin and thus the output voltage. Figure 1 shows the typical start up ramp for a device set to 1.8 V output.

![Figure 1. Soft Start Ramp Up Time](image)

1.2 Enable (EN)

The EN pin of the TPS6213x/4x/5x controls the turn on of the device. Setting the enable pin to logic high starts up the device. Conversely, the device is shutdown when the enable pin is logic low. The high threshold voltage of this pin is 0.9 V and the low voltage threshold is 0.3 V. Any voltage between the two levels results in an undefined state of the logic input, EN.

Trademarks

All trademarks are the property of their respective owners.
### 1.3 Power Good (PG)

The power good output is used to indicate that the output voltage has reached regulation. It floats high when the output voltage reaches its appropriate level and is pulled low by the device when the device is enabled and the output voltage is below the regulated level. The PG pin is an open drain output that requires an external pull up resistor. This pin can be used for enabling other devices in the system when the output voltage reaches the desired level.

### 2 Sequential Start Up Using EN and PG

The sequential start up method uses the EN and PG functions to turn on a second device after the first device has reached regulation. Figure 2 shows two TPS6213x/4x/5x devices in a sequential system setup. The PG pin of the first device is used to enable the second device. When the first output voltage reaches its appropriate level after getting enabled, the PG pin turns high. As a consequence, the second device is enabled. Note that both SS/TR pins are connected independently, so the soft start times can be different for each device.

![Figure 2. Sequential Start Up Using the EN and PG Pins](image)

Figure 3 shows the result of the sequential start up circuit drawn in Figure 2. The enable pin of the first device turns high to enable the first converter and its output voltage, $V_{OUT1}$, starts rising up. After its soft start time, the output voltage reaches 3.3 V, which is its regulation voltage. The power good goes high and enables the second device. Once the second converter gets enabled, its output voltage rises up to its full operation level of 1.8 V after its programmed soft start time. This illustrates a typical sequential start up using two TPS6213x/4x/5x devices.
In the ratiometric start up sequence, the EN and SS/TR pins of both devices are connected together, as shown in Figure 4. A single soft start capacitor is used. This configuration forces both devices to start up at the same time when their common enable pin turns high. Also, since the SS/TR pins are connected together, the soft start time ($T_{SS}$) is the same for both devices and both devices reach regulation at the same time. Note that the soft start time, as calculated from Equation 1, will be half of what it should be because both devices’ SS/TR pin current sources are feeding onto a single soft start capacitor. To achieve the desired soft start time with Equation 1, double the $I_{SS}$ value to account for the second current source.
In Figure 4, both output voltages start once the enable pin goes high and both voltages reach regulation at the same time. Since the output voltages are not the same, but the soft start time is equal, their slopes are different.

Figure 5. The Ratiometric Start Up (Result of the Circuit in Figure 4)
4 Ratiometric and Simultaneous Start Up

In ratiometric and simultaneous start up, the enable pins of both converters are connected together; thus, both devices start at the same time. The SS/TR pin of the first device is connected to ground through its C\textscript{SS} capacitor. The C\textscript{SS} capacitor value defines the soft start ramp up time as expressed in Equation 1. However, the SS/TR pin in the second device is connected to the output voltage of the first converter through two resistors, R1 and R2, as shown in Figure 6.

\begin{align}
V_{\text{SS/TR}} &= V_{\text{OUT1}} \times \frac{R2}{(R1 + R2)} + I_{\text{SS}} \times R2 \\
V_{\text{OUT2}} &= \left[ V_{\text{OUT1}} \times \frac{R2}{(R1 + R2)} + I_{\text{SS}} \times R2 \right] \times 0.64 \times \left(\frac{R3 + R4}{R4}\right)
\end{align}

Equation 2 provides the relationship between the voltages of the FB pin and the SS/TR pin. \(V_{\text{FB}}\) varies from 0 V to 0.8 V; thus \(V_{\text{SS/TR}}\) varies from 0 V to 1.25 V. The relationship between the SS/TR pin voltage and the output voltage of the first converter is expressed in Equation 3. This equation is obtained by the voltage divider from \(V_{\text{OUT1}}\) summed with the internal SS/TR pin current source. The current source is small (2.5\(\mu\)A), so it can be neglected if the value of R2 is smaller than 10K\(\Omega\). Note that an error of 2% in Equation 3 is produced if \(R2 \times I_{\text{SS}}\) is neglected with \(R2 = 10K\Omega\). Equation 4 gives the relationship between \(V_{\text{OUT2}}\) in terms of \(V_{\text{OUT1}}\). R3 and R4 are the feedback resistors of the second converter as shown in Figure 6. They are used to set the output voltage of \(V_{\text{OUT2}}\) when it is in regulation. \(V_{\text{OUT1}}\) and \(V_{\text{OUT2}}\) are the output voltages of each converter at some point in time during start up. They will be used in the following sections to achieve different ratiometric sequencing configurations.

With the configuration of Figure 6, three situations are possible: \(V_{\text{OUT1}}\) ramps up faster than \(V_{\text{OUT2}}\), \(V_{\text{OUT2}}\) ramps up faster than \(V_{\text{OUT1}}\), and \(V_{\text{OUT1}}\) ramps up at the same rate as \(V_{\text{OUT2}}\). The next sections explain how to calculate the values of R1 and R2 for the desired ramp up relationship. R3 and R4 are sized in the same way as described by the data sheet to set the output voltage.
4.1 \( V_{\text{OUT1}} \) Leading \( V_{\text{OUT2}} \)

In this configuration, the output voltage of the first converter leads the output voltage of the second converter. In Figure 7, \( V_{\text{OUT1}} \) and \( V_{\text{OUT2}} \) are regulated to 3.3 V and 1.8 V respectively. Also both voltages reach their regulated levels at the same time. The \( V_{\text{FB}} \) voltage should reach 0.8V for full regulation, and from Equation 2, \( V_{\text{SS/TR}} \) should equal 1.25 V. This should happen when \( V_{\text{OUT1}} \) reaches 3.3V. Choosing \( R_2 \) as 1KΩ and with \( I_{\text{SS}} = 2.5 \mu A \), \( R_1 \) is found from Equation 3:

\[
1.25 \text{ V} = \frac{3.3 \text{ V} \times 1 \text{ KΩ}}{(R_1 + 1 \text{ KΩ})} + 2.5 \mu \text{A} \times 1 \text{ KΩ}.
\] (5)

\( R_1 \) is found to be equal to 1.65 KΩ.

![Figure 7. Ratiometric Start Up with \( V_{\text{OUT1}} \) Leading \( V_{\text{OUT2}} \)](image)

Also, Equation 4 can be used instead to calculate the values of \( R_1 \) and \( R_2 \) for a design where \( V_{\text{OUT1}} \) and \( V_{\text{OUT2}} \) do not need to reach regulation at the same time. The next section shows an example.

4.2 \( V_{\text{OUT2}} \) Leading \( V_{\text{OUT1}} \)

With this configuration, the output voltage of the second converter leads the output voltage of the first converter. In Figure 8, \( V_{\text{OUT1}} \) and \( V_{\text{OUT2}} \) are regulated to 3.3 V and 1.8 V respectively. However, the second output voltage reaches its regulation voltage first. \( R_1 \) and \( R_2 \) are designed in such a way the first output voltage reaches only 1.4 V as \( V_{\text{OUT2}} \) gets to 1.8V as shown in Figure 8. As described in the previous section, \( R_2 \) is first fixed and Equation 4 is used to calculate \( R_1 \). The values of \( R_3 \) and \( R_4 \) are fixed to 150 KΩ and 187 KΩ respectively and \( R_2 \) is chosen as 2KΩ.

\[
1.8 \text{ V} = \left[ \frac{1.4 \text{ V} \times 2 \text{ KΩ}}{(R_1 + 2 \text{ KΩ})} + 2.5 \mu \text{A} \times 2 \text{ KΩ} \right] \times 0.64 \times \left[ \frac{(150 \text{ KΩ} + 187 \text{ KΩ})}{150 \text{ KΩ}} \right]
\] (6)

\( R_1 \) is found to be equal to 240Ω.
4.3 Simultaneous Start Up

In the simultaneous start up, the slopes of both output voltages are the same. Thus, both voltages reach regulation in two different times. Equation 3 calculates the required R1 and R2 values. Note that in this method, when VSS/TR equals 1.25 V the first converter is at an output voltage equal to VOUT2’s regulation voltage. For this example, VOUT2 = 1.8 V when VOUT1 = 1.8 V. If R2 is equal to 1 kΩ, Equation 3 is used as follows:

\[ 1.25 \text{ V} = 1.8 \text{ V} \times 1 \text{ kΩ} / (R1 + 1 \text{ kΩ}) + 2.5 \mu \text{A} \times 1 \text{ kΩ}. \]  

(7)

The R1 value is found to be 432Ω. Figure 9 shows the result of simultaneous start up.
5 Conclusion and References

5.1 Conclusion

This application note described three different tracking and sequencing methods: sequential, ratiometric, and simultaneous. Sequential start up using the EN and PG pins starts two or more devices in some order, one device after another. The ramp up slope of each device is independent. In ratiometric start up with connected SS/TR pins, all devices turn on at the same time and have the same ramp up time. With simultaneous start up, two devices start up at the same rate. With small adjustments to resistor values, one device can ramp up at a faster or slower rate compared to the other device. All of these options are available with the TPS6213x/4x/5x family of devices.

5.2 References

1. TPS62130 Datasheet (SLVSAG7)
2. TPS62140 Datasheet (SLVSAJ0)
3. TPS62150 Datasheet (SLVSAL5)
4. TPS54320 Datasheet (SLVS982)

Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (November 2011) to A Revision

- Updated title to the application report

Page

1
IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT. AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include, without limitation, TI's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated