ABSTRACT

The TPS62125 is a DCS-Control™ topology synchronous buck dc-to-dc converter designed for low-power applications. It features a wide operating input voltage range from 3 V to 17 V, 300-mA output current, and adjustable output voltage of 1.2 V to 10 V. This device is well-suited for applications such as ultra low-power microprocessors, energy harvesting, and low-power RF applications. Moreover, the TPS62125 can be configured in an inverting buck-boost topology, where the output voltage is inverted or negative with respect to ground. This application note describes the TPS62125 in an inverting buck-boost topology for use in low current negative rails for operational amplifier or optical module biasing and other low-power applications.

Contents

1 Inverting Buck-Boost Topology .................................................................................................................. 2
  1.1 Concept .............................................................................................................................................. 2
  1.2 Output Current Calculations ............................................................................................................... 3
  1.3 \( V_{IN} \) and \( V_{OUT} \) Range ............................................................................................................... 4
2 Digital Pin Configurations ......................................................................................................................... 4
  2.1 Enable Pin .......................................................................................................................................... 4
  2.2 Enable Hysteresis Pin ....................................................................................................................... 6
  2.3 Power Good Pin ................................................................................................................................. 7
  2.4 Discharging the Output Voltage ...................................................................................................... 9
3 Startup Behavior and Switching Node Consideration ................................................................................. 10
4 External Component Selection .................................................................................................................. 11
  4.1 Inductor Selection ............................................................................................................................... 11
  4.2 Input Capacitor Selection ................................................................................................................ 11
  4.3 Selecting \( L \) and \( C_{OUT} \) for Stability .............................................................................................. 12
5 Typical Performance and Waveforms ....................................................................................................... 13
6 Conclusion ................................................................................................................................................. 17
7 References ............................................................................................................................................... 18
1 Inverting Buck-Boost Topology

1.1 Concept

The inverting buck-boost topology is very similar to the buck topology. In the buck configuration shown in Figure 1, the positive connection (V_{OUT}) is connected to the inductor and the return connection is connected to the integrated circuit (IC) ground. However, in the inverting buck-boost configuration shown in Figure 2, the IC ground is used as the negative output voltage pin (labeled as –V_{OUT}). What used to be the positive output in the buck configuration is used as the ground (GND). This inverting topology allows the output voltage to be inverted and always lower than the ground.

Figure 1. TPS62125 Buck Topology

Figure 2. TPS62125 Inverting Buck-Boost Topology

The circuit operation is different in the inverting buck-boost topology than in the buck topology. Figure 3 (a) illustrates that the output voltage terminals are reversed, though the components are wired the same as a buck converter. During the on time of the control MOSFET, shown in Figure 3 (b), the inductor is charged with current while the output capacitor supplies the load current. The inductor does not provide current to the load during that time. During the off time of the control MOSFET and the on time of the synchronous MOSFET, shown in Figure 3 (c), the inductor provides current to the load and the output capacitor. These changes affect many parameters as described in the upcoming sections.
### 1.2 Output Current Calculations

The average inductor current is affected in this topology. In the buck configuration, the average inductor current equals the average output current because the inductor always supplies current to the load during both the on and off times of the control MOSFET. However, in the inverting buck-boost configuration, the load is supplied with current only from the output capacitor and is completely disconnected from the inductor during the on time of the control MOSFET. During the off time, the inductor connects to both the output cap and the load (see Figure 3). Knowing that the off time is \(1 - D\) of the switching period, then the average inductor current is:

\[
I_{L(Avg)} = \frac{I_{OUT}}{1 - D}
\]  
(1)

The duty cycle for the typical buck converter is simply \(\frac{V_{OUT}}{V_{IN}}\) but the duty cycle for an inverting buck-boost converter becomes:

\[
D = \frac{V_{OUT}}{V_{OUT} - V_{IN}}
\]  
(2)

Finally, the maximum inductor current becomes:

\[
I_{L(Max)} = I_{L(Avg)} + \frac{\Delta I_{L(Max)}}{2}
\]  
(3)

Where,

- \(D\): Duty cycle
- \(\Delta I_L\) (A): Peak to peak inductor ripple current
- \(V_{IN}\) (V): Input voltage with respect to ground, instead of IC ground or \(-V_{OUT}\).

The TPS62125’s current limit technique allows a simple maximum output current calculation. If the current exceeds \(I_{LIMF}\) (the high-side MOSFET current limit), the high-side MOSFET switch turns off and the low-side MOSFET switch turns on until the inductor current ramps down to 0. If an overload is still present after reaching 0 current, the low-side MOSFET turns off and the high-side MOSFET turns on until current limit is reached again. In current limit, the inductor’s current goes from \(I_{LIMF}\) to 0—its ripple current becomes \(\Delta I_{LIMF}\). Operating the TPS62125 in this state (with \(I_{L(Max)}\) equal to \(\Delta I_{L(Max)}\) equal to \(I_{LIMF}\)) reduces the average inductor current to \(\frac{1}{2} I_{LIMF}\) (from Equation 3). With the TPS62125’s minimum current limit value of 600 mA, this gives an \(I_{L(Avg)}\) of 300 mA when current limit is reached. With this, the maximum allowable output current is calculated from Equation 1 and Equation 2, with a 5-V input voltage to \(-5\)-V output voltage system as an example:

\[
D = \frac{-5}{(-5 - 5)} = 0.5
\]

This result is then used in Equation 1:

\[
I_{OUT} = I_{L(Avg)} \times (1 - D) = 300 \times (1 - 0.5) = 150 \text{ mA}
\]
Due to increased duty cycles when operating at either lower input voltages (≤ 5 V) or with higher ambient temperatures (for example, at 85 °C), the duty cycle used for the maximum output current calculation above should be increased by 10% for these conditions. This provides a more accurate maximum output current calculation. For the given example of a 5-V input and –5-V output, the maximum output current is then 300 x (1 - 0.6) = 120 mA.

The maximum output current for –5-V, –3.3-V and –8-V output voltages at different input voltages is displayed in Figure 4 and accounts for the above duty cycle increase for lower input voltages. Operation at higher temperatures would decrease the maximum output current shown for input voltages above 6 V as well.

![Figure 4. Maximum Output Current versus Input Voltage](image)

1.3 \(V_{IN}\) and \(V_{OUT}\) Range

The input voltage that can be applied to an IC operating in the inverting buck-boost topology is less than the input voltage for the same IC operating in the buck topology. This is because the ground pin of the IC is connected to the (negative) output voltage. Therefore, the input voltage across the device is \(V_{IN}\) to \(V_{OUT}\), not \(V_{IN}\) to ground. Thus, the input voltage range of the TPS62125 is 3 V to \(17 + V_{OUT}\), where \(V_{OUT}\) is a negative value.

The output voltage range is the same as when configured as a buck converter, but negative. The output voltage for the inverting buck-boost topology should be set between –1.2 V and –10 V. It is set the same way as in the buck configuration, with two resistors connected to the FB pin.

2 Digital Pin Configurations

2.1 Enable Pin

The device is enabled once the voltage at the EN pin trips its threshold and the input voltage is above the UVLO threshold. The TPS62125 stops operation once the voltage on the EN pin falls below its threshold or the input voltage falls below the UVLO threshold.

Because \(V_{OUT}\) is the IC ground in this configuration, the EN pin must be referenced to \(V_{OUT}\) instead of ground. In the buck configuration, 1.2 V is considered a high and less than 1.15 V is considered a low. In the inverting buck-boost configuration, however, the \(V_{OUT}\) voltage is the reference; therefore, the high threshold is 1.2 V + \(V_{OUT}\) and the low threshold is 1.15 V + \(V_{OUT}\). For example, if \(V_{OUT} = –5\) V, then \(V_{EN}\) is considered at a high level for voltages above –3.8 V and a low level for voltages below –3.85 V.
This behavior can cause difficulties enabling or disabling the part, since in some applications, the IC providing the EN signal may not be able to produce negative voltages. The level shifter circuit shown in Figure 5 alleviates any difficulties associated with the offset EN threshold voltages by eliminating the need for negative EN signals. If disabling the TPS62125 is not desired, the EN pin may be directly connected to \( V_{\text{IN}} \) without this circuit.

![Figure 5. EN Pin Level Shifter](image)

NOTE: VOUT is the negative output voltage of the inverting buck-boost converter

The positive signal that originally drove EN is instead tied to the gate of Q1 (SYS_EN). When Q1 is off (SYS_EN grounded), Q2 sees 0 V across its \( V_{\text{GS}} \) and also remains off. In this state, the EN pin sees –5 V which is below the low-level threshold and disables the device.

When SYS_EN provides enough positive voltage to turn Q1 on (\( V_{\text{GS}} \) threshold as specified in the MOSFET datasheet), the gate of Q2 sees ground through Q1. This drives the \( V_{\text{GS}} \) of Q2 negative and turns Q2 on. Now, \( V_{\text{IN}} \) ties to EN through Q2 and the pin is above the high-level threshold, turning the device on. Be careful to ensure that the \( V_{\text{GD}} \) and \( V_{\text{GS}} \) of Q2 remain within the MOSFET ratings during both the enabled and disabled states. Failing to adhere to this constraint can result in damaged MOSFETs.

The enable and disable sequence is illustrated in Figure 6 and Figure 7. The SYS_EN signal activates the enable circuit, and the G/D Node signal represents the shared node between Q1 and Q2. This circuit was tested with a 5-V SYS_EN signal and dual N/PFET Si1029X. The EN signal is the output of the circuit and goes from \( V_{\text{IN}} \) to \( V_{\text{OUT}} \) properly enabling and disabling the device. The PG pin was used as an output discharge to accelerate \( V_{\text{OUT}} \)’s return to 0V, when the IC is disabled.
2.2 Enable Hysteresis Pin

The enable comparator typically has a built-in hysteresis of 50 mV. This hysteresis can be increased with an external resistor divider connected to the EN_hys pin. The equations to calculate the external resistor values for a buck converter are located in the applications section of the data sheet (Equations 6–10).

Because the device is now an inverting buck-boost converter, the equations must be modified to account for \( V_{\text{OUT}} \), which is the GND terminal of the device. The \( V_{\text{EN,TH ON}} \) variable remains the same since there is usually no negative output voltage when the part is enabled. The equations for the inverting buck-boost topology are:

---

**Figure 6. Enable Sequence**

**Figure 7. Disable Sequence**
\[ V_{\text{IN\_startup}} = V_{\text{EN\_TH\_ON}} \times \left(1 + \frac{R_{\text{EN1}}}{R_{\text{EN2}}}\right) = 1.2 \times \left(1 + \frac{R_{\text{EN1}}}{R_{\text{EN2}}}\right) \]

\[ V_{\text{IN\_stop}} = V_{\text{EN\_TH\_OFF}} \times \left(1 + \frac{R_{\text{EN1}}}{R_{\text{EN2}} + R_{\text{EN\_hys}}}\right) + V_{\text{OUT}} = 1.15 \times \left(1 + \frac{R_{\text{EN1}}}{R_{\text{EN2}} + R_{\text{EN\_hys}}}\right) + V_{\text{OUT}} \]

In order for the \( V_{\text{IN\_stop}} \) threshold to operate, \( V_{\text{IN\_startup}} \) must be greater than \( V_{\text{IN\_stop}} - V_{\text{OUT}} \), where \( V_{\text{OUT}} \) is a negative value.

If the EN\_hys pin is not being used to adjust the hysteresis, it can instead be used to provide an output discharge path (explained in Section 2.4).

2.3 Power Good Pin

The TPS62125 has a built-in power good (PG) function to indicate whether the output voltage has reached its appropriate level or not. The PG pin is an open-drain output that requires a pullup resistor. Because \( V_{\text{OUT}} \) is the IC ground in this configuration, the PG pin is referenced to \( V_{\text{OUT}} \) instead of ground, which means that the TPS62125 pulls PG to \( V_{\text{OUT}} \) when it is low.

This behavior can cause difficulties in reading the state of the PG pin, because in some applications the IC detecting the polarity of the PG pin may not be able to withstand negative voltages. The level shifter circuit shown in Figure 8 alleviates any difficulties associated with the offset PG pin voltages by eliminating the negative output signals of the PG pin. If the PG pin functionality is not needed, it may be left floating or connected to \( V_{\text{OUT}} \) without this circuit. Note that to avoid violating its absolute maximum rating, the PG pin should not be driven more than 6 V above the negative output voltage (IC ground).

![Figure 8. PG Pin Level Shifter](image)

Inside the TPS62125, the PG pin is connected to an N-channel MOSFET (Q3). By tying the PG pin to the gate of Q1, when the PG pin is pulled low, Q1 is off and Q2 is on because its \( V_{\text{GS}} \) sees \( V_{\text{CC}} \)- SYS\_PG is then pulled to ground.

When Q3 turns off, the gate of Q1 is pulled to ground potential turning it on. This pulls the gate of Q2 below ground, turning it off. SYS\_PG is then pulled up to the \( V_{\text{CC}} \) voltage. Note that the \( V_{\text{CC}} \) voltage must be at an appropriate logic level for the circuitry connected to the SYS\_PG net.
This PG pin level shifter sequence is illustrated in Figure 9 and Figure 10. The PG signal activates the PG pin level shifter circuit, and the G/D Node signal represents the shared node between Q1 and Q2. This circuit was tested with a V_{CC} of 5 V and dual NFET Si1902DL. The SYS_PG net is the output of the circuit and goes between ground and 5 V, and is easily read by a separate device. The EN\_hys pin was used to accelerate V_{OUT}'s return to 0V, when the IC is disabled.

**Figure 9. PG Pin Level Shifter on Startup**

**Figure 10. PG Pin Level Shifter on Shutdown**
### 2.4 Discharging the Output Voltage

If the TPS62125 is disabled in a light-load or no-load condition, the PG or EN\_hys pins can accelerate \(V_{\text{OUT}}\)'s return to 0 V by providing an additional discharge path. When the IC is disabled via the EN pin, the PG and EN\_hys pins are connected to the device ground (\(V_{\text{OUT}}\)) through an internal MOSFET. Placing a resistor between ground and the PG or EN\_hys pins creates a discharge path to ground. If the EN\_hys pin is already being used to adjust the enable thresholds, do not use this pin as a discharge path. If the PG pin is already being used, do not use this pin as a discharge path.

The added resistor should be sized to limit the current into the PG or EN\_hys pin to a safe level. The PG output typically has an internal resistance of 600 Ω and a 400-Ω minimum. The maximum sink current into the PG pin is 10 mA. In order to limit the discharge current to the maximum allowable sink current into the PG pin, an external resistor is calculated using:

\[
R = (-V_{\text{OUT}} / I_{\text{PG,MAX}}) - R_{\text{PG,MIN}} = (-V_{\text{OUT}} / 0.01 \text{ A}) - 400 \, \Omega
\]

Use a 100-Ω resistor for a –5-V output. Figure 11 and Figure 12 illustrate the purpose of the PG/EN\_hys pin discharge path – the output voltage returns to 0 V quicker with the discharge circuit.

**Figure 11. Shutdown at No Load and No PG Pin Discharge**
Figure 12. Shutdown at No Load and PG Pin Discharge of 100 Ohm

3 Startup Behavior and Switching Node Consideration

Figure 13 shows the startup behavior in the inverting configuration. After EN is taken high, the device starts switching after about a 50-µs delay. Due to the higher peak currents in the inverting topology, current limit is frequently reached during startup. This is acceptable as long as the saturation current of the inductor is chosen appropriately.

Figure 13 also shows the SW node voltage as the device starts up. The voltage on the SW pin switches from $V_{\text{IN}}$ to $V_{\text{OUT}}$. As the high-side MOSFET turns on, the SW node sees the input voltage and as the low-side MOSFET turns on, the SW node sees the IC ground, which is the output voltage. As $V_{\text{OUT}}$ continues to ramp down, the SW node low level follows it down.
4 External Component Selection

The inductor and output capacitor need to be selected based on the needs of the application and the stability criteria of the device. The selection criterion for the inductor and output capacitor is different from the buck converter. See Section 4.3 for a discussion of stability.

4.1 Inductor Selection

When selecting the inductor value for the inverting buck-boost topology, the equations provided in Output Current Calculations should be used instead of the ones provided in the data sheet. \( I_{\text{L(max)}} \) should be kept below the minimum current limit value of the device (0.6 A) for a reliable design. It is recommended to size the inductor for the current limit level of the TPS62125, as this level is sometimes reached during startup (shown in Figure 13). See Section 4.3 for the stability impact of the inductor selection.

4.2 Input Capacitor Selection

An input capacitor, \( C_{\text{IN}} \), is required to provide a local bypass for the input voltage source. A low ESR, X5R or X7R ceramic capacitor is best for input voltage filtering and minimizing interference with other circuits. For most applications, a 10-\( \mu \)F ceramic capacitor is recommended from \( V_{\text{IN}} \) to ground (system ground, not \( -V_{\text{OUT}} \)). The \( C_{\text{IN}} \) capacitor value can be increased without any limit for better input voltage filtering.

For the inverting buck-boost configuration of the TPS62125, it is not recommended to install a capacitor from \( V_{\text{IN}} \) to \( V_{\text{OUT}} \). Such a capacitor, if installed, provides an AC path from \( V_{\text{IN}} \) to \( V_{\text{OUT}} \). When \( V_{\text{IN}} \) is applied to the circuit, this \( dV/dt \) across a capacitor from \( V_{\text{IN}} \) to \( V_{\text{OUT}} \) creates a current that must return to ground (the return of the input supply) to complete its loop. This current might flow through the internal low-side MOSFET's body diode and the inductor to return to ground. Flowing through the body diode pulls the SW pin and VOS pin more than 0.3 V below IC ground, violating their absolute maximum rating. Such a condition might damage the TPS62125 and is not recommended. Therefore, a capacitor from \( V_{\text{IN}} \) to \( V_{\text{OUT}} \) is not needed or recommended. If such a capacitor (CBP) is present, then a Schottky diode should be installed on the output, per Figure 14. Startup testing should be conducted to ensure that the VOS pin is not driven more than 0.3 V below IC ground when \( V_{\text{IN}} \) is applied.

![Figure 14. If Installing CBP, Installing Schottky D1 is Required](image)

The AC path through CBP might also worsen the line transient response. If strong line transients are expected, the output capacitance should be increased to keep the output voltage within acceptable levels during the line transient.
4.3 Selecting L and C\textsubscript{OUT} for Stability

The switch node, inductor current, and the output voltage ripple during steady state are signals that need to be checked first for the stability of the system. Oscillations on the output voltage or the inductor current as well as jitter on the switch node are good indicators of the instability of the system. Figure 22 shows both the switch node and output voltage ripple of this topology. Load transient response is another good test for stability, as described in the SLVA381 application report.

The recommended nominal inductor and output capacitor values to use for this topology are in the range of 15 µH to 22 µH and from 22 µF to 100 µF, respectively. In this application report, a 22-µH inductor and 2 x 22-µF capacitors are used.

The inverting buck-boost topology contains a Right Half Plane (RHP) zero which significantly and negatively impacts the control loop response by adding an increase in gain along with a decrease in phase at a high frequency. This can cause instability. Equation 7 estimates the frequency of the RHP zero.

\[
f_{(\text{RHP})} = \frac{-(1-D)^2 \times V_{\text{OUT}}}{(D \times L \times I_{\text{OUT}} \times 2 \times \pi)}
\]

Equation 7

It is recommended to keep the loop crossover frequency to, at most, 1/4th of the RHP zero frequency. Doing this requires either decreasing the inductance to increase the RHP zero frequency or increasing the output capacitance to decrease the crossover frequency. Note that the RHP zero frequency occurs at lower frequencies with lower input voltages, which have a higher duty cycle. SLVA465 explains how to measure the control loop of a DCS-Control™ device while Figure 15 shows the bode plot of Figure 16.
5 Typical Performance and Waveforms

The application circuit shown in Figure 16 is used to generate the data presented in Figure 17 – Figure 22. To reach the total effective capacitance of 22 µF, the design used 2 x 22-µF Murata [GRM21BR61A226ME44L] capacitors, 2 x 22-µF Samsung [CL21A226MAQNNNE] capacitors, or 3 x 10-µF TDK [C2012X7R0J106K125AB] capacitors. For a 5-V output, loss of capacitance from the DC bias effect can be significant. Unless otherwise specified, \( V_{IN} = 5 \) V and \( V_{OUT} = -5 \) V. The inductor used in the tested circuit is a 22-µH Coilcraft [LPS5030-223].

Figure 16. Schematic of the Tested Circuit

![Schematic of the Tested Circuit](image)

Figure 17. Efficiency versus Load Current with \( V_{OUT} = -5 \) V

![Efficiency vs Load Current](image)
Figure 18. Line Regulation

Figure 19. Load Regulation
Figure 20. Load Transient Response with $V_{IN} = 5$ V

Figure 21. Input Voltage Ripple with $V_{IN} = 5$ V and 120-mA Load
Figure 22. Output Voltage Ripple with $V_{IN} = 5$ V and 120-mA Load

Figure 23. Output Voltage Ripple with $V_{IN} = 5$ V and 10-mA Load
6 Conclusion

The TPS62125 can be configured as an inverting buck-boost converter to generate a negative output voltage. The inverting buck-boost topology changes some system characteristics, such as input voltage range and maximum output current. This application report explains the inverting buck-boost topology and how to select the external components with the changed system characteristics. Measured data from the example design are provided.
References

1. Creating an Inverting Power Supply From a Step-Down Regulator (SLVA317)
2. TPS62125 Datasheet (SLVSAG7)
3. Using a Buck Converter in an Inverting Buck-Boost Topology (SLYT286)
4. Using the TPS5430 in an Inverting Buck-Boost Topology (SLVA257)
5. Using the TPS6215x in an Inverting Buck Boost Topology (SLVA469)
6. Simplifying Stability Checks (SLVA381)
8. How to Measure the Control Loop of DCS-Control™ Devices (SLVA465)

Revision History

Changes from A Revision (September 2013) to B Revision

<table>
<thead>
<tr>
<th>Changes</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Changed abstract, reworded.</td>
<td>1</td>
</tr>
<tr>
<td>• Changed Figure 1 and 2, changed descriptions of both figures in the</td>
<td>2</td>
</tr>
<tr>
<td>first paragraph of the Concept section.</td>
<td></td>
</tr>
<tr>
<td>• Changed Figure 3.</td>
<td>3</td>
</tr>
<tr>
<td>• Changed equations in Output Current Calculations section.</td>
<td>3</td>
</tr>
<tr>
<td>• Changed Figure 4, Maximum Output Current versus ( V_{IN} )</td>
<td>4</td>
</tr>
<tr>
<td>• Changed entire Digital Pin Configurations section; headings, text,</td>
<td>4</td>
</tr>
<tr>
<td>equations, and images.</td>
<td></td>
</tr>
<tr>
<td>• Changed entire External Component Selection section; headings,</td>
<td>11</td>
</tr>
<tr>
<td>text, equations, and images.</td>
<td></td>
</tr>
<tr>
<td>• Changed entire Typical Performance and Waveforms section; headings,</td>
<td>13</td>
</tr>
<tr>
<td>text, equations, and images.</td>
<td></td>
</tr>
<tr>
<td>• Added Output Voltage Ripple ( V_{IN} = 5 \text{~V} ) and 10-mA</td>
<td>16</td>
</tr>
<tr>
<td>Load image.</td>
<td></td>
</tr>
<tr>
<td>• Added references to the References section.</td>
<td>18</td>
</tr>
</tbody>
</table>
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that has it all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer’s risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Audio</td>
<td>Automotive and Transportation</td>
</tr>
<tr>
<td>Amplifiers</td>
<td>Communications and Telecom</td>
</tr>
<tr>
<td>Data Converters</td>
<td>Computers and Peripherals</td>
</tr>
<tr>
<td>DLP® Products</td>
<td>Consumer Electronics</td>
</tr>
<tr>
<td>DSP</td>
<td>Energy and Lighting</td>
</tr>
<tr>
<td>Clocks and Timers</td>
<td>Industrial</td>
</tr>
<tr>
<td>Interface</td>
<td>Medical</td>
</tr>
<tr>
<td>Logic</td>
<td>Security</td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Space, Avionics and Defense</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Video and Imaging</td>
</tr>
<tr>
<td>RFID</td>
<td><a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a></td>
</tr>
<tr>
<td>OMAP Applications Processors</td>
<td>TI E2E Community e2e.ti.com</td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2014, Texas Instruments Incorporated