Using the TPS55340 as a SEPIC Converter

Anthony Fagnani

DCS Industrial DC/DC

ABSTRACT

Applications may require a DC/DC converter to provide a regulated output voltage between the minimum and maximum input voltage. A single buck or boost cannot supply the required output. However, a boost converter integrated circuit (IC) can be configured to drive a single-ended, primary-inductor converter (SEPIC) power stage and provide a regulated output voltage between the input voltage extremes. This application report goes through a detailed design procedure based on the TPS55340 data sheet including component selection and layout considerations. Lastly, considerations for improvements and advantages of a SEPIC design are covered.

Contents

1 Brief Overview of an Ideal SEPIC Power Stage .............................................................. 2
2 Calculations and Component Selection ...................................................................... 4
  2.1 Switching Frequency (R4) .................................................................................. 4
  2.2 Duty-Cycle Calculations .................................................................................... 5
  2.3 Maximum Output Current .................................................................................... 5
  2.4 Inductor (L1) ...................................................................................................... 6
  2.5 Output Capacitor (C8-C10) ................................................................................ 7
  2.6 AC Capacitor (C6) .............................................................................................. 7
  2.7 Input Capacitor (C2) ............................................................................................ 8
  2.8 Rectifying Diode (D1) ........................................................................................ 8
  2.9 MOSFET Ratings ............................................................................................... 8
  2.10 Feedback Resistors (R1,R2) ............................................................................. 9
  2.11 Soft Start Capacitor (C3) .................................................................................. 9
  2.12 Compensating the Control Loop (R3,C4,C5) ...................................................... 9
3 Layout Considerations ............................................................................................... 10
4 Test Results, Layout, and Bill of Materials ................................................................. 11
5 Improvements and Advantages ............................................................................... 11
  5.1 Inductor Current Ripple ..................................................................................... 11
  5.2 Comparison of a SEPIC to a Flyback ................................................................ 12
6 Conclusion ............................................................................................................... 13
7 References .............................................................................................................. 13

List of Figures

1 SEPIC Power Stage ................................................................................................. 2
2 SEPIC Equivalent Circuit During Switch On Time and Off Time .......................... 2
3 Voltage and Current Waveforms in a SEPIC .......................................................... 3
4 TPS55340EVM-147 Schematic ............................................................................ 4
5 Measured Power-Stage Gain and Phase ................................................................. 9
6 Measured Overall-Loop Gain and Phase ............................................................... 9
7 Current Ripple With 2.2µF Cp ............................................................................... 11
8 Current Ripple With 20 µF Cp ............................................................................... 11
9 CCM Efficiency Using 2.2 µF and 20 µF Cp ............................................................ 12
10 Isolated SEPIC ..................................................................................................... 12
1 Brief Overview of an Ideal SEPIC Power Stage

The SEPIC topology fits in applications where the system requires a regulated output voltage from an input varying from above to below the output voltage. This is very useful when a regulated output is required from a low-cost unregulated power supply. Figure 1 shows the topology of a basic SEPIC Power Stage.

Figure 2 details the SEPIC during the on time and off time of the switch and Figure 3 shows the current and voltage waveforms. During the on time, energy is stored in La from $V_{\text{IN}}$. The positive side of $C_p$ is held to ground with the internal switch. When using a coupled inductor the one-to-one turns ratio pulls the negative side of $C_p$ to $-V_{\text{IN}}$. The voltage across both inductors is equal to $V_{\text{IN}}$. The output diode is reverse biased and the output load current is supplied by the output capacitor.
During the off time, \( C_p \) is recharged through \( L_a \) from \( V_{IN} \). \( C_{OUT} \) is recharged from both the currents in \( L_b \) and through \( C_p \) from \( L_a \). With the output diode conducting, the voltage across \( L_b \) is clamped to \( V_{OUT} \).

Through the one-to-one ratio of a coupled inductor, the voltage across the switch is equal to the sum of \( V_{IN} \) and \( V_{OUT} \). The voltage across both \( L_a \) and \( L_b \) is \(-V_{OUT}\).

As can be seen, this topology requires two inductors. However, using one coupled inductor can reduce cost and PCB area. This is allowed because the voltage across each individual inductor is equal during both the on time and off time of the switch. A major advantage of using a coupled inductor is the current ripple is shared between the two windings, thus decreasing the inductance required to meet a desired ripple in half. Also, most inductor vendors have a wide variety of off-the-shelf coupled inductors available and are typically lower in cost than two single inductors. The equations given in the following design assume a coupled inductor is used although a two inductor design is possible.

Lastly, using a boost converter, like the TPS55340, is also advantageous. When compared to a boost controller, the component count and PCB area is reduced because the switching MOSFET is internal to the IC. Additionally, not having to choose an external switching MOSFET reduces the complexity of the design.
2 Calculations and Component Selection

![Figure 4. TPS55340EVM-147 Schematic](image)

Table 1. Reference Design Performance Specifications

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>INPUT CHARACTERISTICS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Voltage Range, (V_{IN})</td>
<td></td>
<td>6</td>
<td>12</td>
<td>18</td>
<td>V</td>
</tr>
<tr>
<td>Switching Frequency, (f_{SW})</td>
<td></td>
<td>500</td>
<td>kHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>OUTPUT CHARACTERISTICS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Voltage, (V_{OUT})</td>
<td></td>
<td>12</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Current, (I_{OUT})</td>
<td></td>
<td>0</td>
<td>1</td>
<td></td>
<td>A</td>
</tr>
<tr>
<td>Output Voltage Ripple, (V_{RIPPLE})</td>
<td>(V_{IN} = 6\ V, I_{OUT} = 1\ A)</td>
<td>60</td>
<td>mVpp</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Conservative Efficiency Estimate, (\eta_{TEST})</td>
<td>(V_{IN} = 6\ V, I_{OUT} = 1\ A)</td>
<td>85%</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Load Step, (\Delta I_{TRAN})</td>
<td></td>
<td>500</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Transient (V_{OUT}) Deviation, (\Delta V_{TRAN})</td>
<td></td>
<td>480</td>
<td>mV</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The following calculations are done with the aid of the excel spreadsheet located in the product folder and by referring to Figure 4 for the schematic.

### 2.1 Switching Frequency (R4)

As with any switching regulator, choosing the switching frequency is one of the main tradeoffs to consider when creating a design. Lower switching frequencies are generally used for higher efficiency with relatively larger external component size. A higher switching frequency, on the other hand, results in smaller component size with relatively lower efficiency. This design uses 500 kHz in the middle of the TPS55340 operating range. The resistance to set this frequency is calculated with Equation 1 from the product data sheet and the nearest standard value is used. For 500-kHz switching frequency, the calculated resistance is 94.5 kΩ. The nearest standard value used is 95.3 kΩ.

\[
R_{FREQ}(k\Omega) = 57500 \times f_{SW}(kHz)^{-0.03}
\]
2.2 Duty-Cycle Calculations

For further calculations, the minimum and maximum duty cycles are first estimated in continuous conduction mode (CCM). This is done using Equation 2. Limitations are placed on the duty cycle based first on the TPS55340 maximum duty cycle minimum of 89%. The minimum duty cycle at which the device begins pulse skipping (D_{PS}) can be calculated based on the chosen switching frequency and the minimum controllable on time of the part (77 ns typical) with Equation 3. Typical applications will only see pulse skipping at very light loads while operating in discontinuous conduction mode (DCM). The operation in this mode is the same as shown and described in the datasheet for a boost converter design example.

\[
D = \frac{V_{OUT} + V_D}{V_{OUT} + V_D + V_{IN}}
\]

\[
D_{PS} = T_{ON} \text{min} \times f_{SW}
\]

(2)

(3)

\(V_D\) is the forward voltage drop of the rectifying diode, estimated at 0.5 V. The typical pulse skipping duty cycle in the example design is 4%. With the minimum input voltage \(V_{IN} \text{min} = 6\) V, the maximum duty cycle is, \(D_{max} = 0.68\). Similarly, with the maximum input voltage \(V_{IN} \text{max} = 18\) V, the minimum duty cycle is, \(D_{min} = 0.41\).

The regulator enters DCM when the sum of the currents in the two inductors ramp to zero at the end of each switching cycle. The critical current when the device operates in DCM can be calculated with Equation 4. While operating in this mode, in addition to the input and output voltage, the duty cycle is a function of the load current, inductance and switching frequency. The duty cycle can be estimated with Equation 5.

\[
I_{OUT \text{crit}} = \frac{V_{IN}^2 \times (V_{OUT} + V_D)}{2 \times f_{SW} \times L \times (V_{OUT} + V_D + V_{IN})^2}
\]

\[
D_{DCM} = \sqrt{\frac{2 \times L \times (V_{OUT} + V_D) \times I_{OUT} \times f_{SW}}{V_{IN}}}
\]

(4)

(5)

2.3 Maximum Output Current

To determine your maximum output current, a few design parameters must first be decided on. For stable power supply operation and to minimize EMI, the inductor is chosen to keep the inductor ripple current (\(\Delta I_L\)) a fraction of the DC current in \(L_a\). The DC current in \(L_a\) is equal to the maximum DC input current \(I_{IN\text{DC}}\). The fraction is represented by the coefficient \(K_{IND}\) and is typically 0.2 to 0.4. Similar to other switching regulators, by choosing a higher \(K_{IND}\) the recommended inductance is lower. This increases the current ripple and a smaller inductor package is possible for a given saturation current. The higher current ripple typically leads to higher EMI, a lower maximum output current, larger output capacitance for a desired output ripple and a faster transient performance. The opposite is true for lower \(K_{IND}\). The recommended inductance is higher, decreasing the current ripple and increasing the inductor package size. The lower current ripple typically reduces EMI, increases the maximum output current, reduces the needed output capacitance, and slows the transient response. The tradeoffs must be made based on the system level goals of the design.

The maximum input current is first calculated with Equation 6, using a conservative estimated full load efficiency, \(\eta_{EST} = 85\%\) and \(V_{IN} \text{min} = 6\) V. Equation 7 then calculates the desired peak-to-peak current ripple.

\[
I_{IN\text{DC}} = \frac{V_{OUT} \times I_{OUT}}{\eta_{EST} \times V_{IN} \text{min}}
\]

\[
\Delta I_L = I_{IN\text{DC}} \times K_{IND}
\]

(6)

(7)

\(I_{IN\text{DC}}\) is estimated at 2.35 A and with \(K_{IND} = 0.3\), the desired ripple current is 706 mA. Based on this, the maximum output current \(I_{OUT\text{max}}\) can be calculated with Equation 8. This equation assumes a coupled inductor will be used and the TPS55340’s minimum peak current limit \(I_{LIM}\) of 5.25 A.

\[
I_{OUT\text{max}} = \frac{I_{LIM} - \Delta I_L}{V_{IN} \text{min} \times \eta_{EST} + 1}
\]

(8)
With the desired current ripple, the estimated maximum output current is 1.20 A. As can be seen in the
equations, the maximum output current depends on the efficiency of the design and the inductor chosen.
After choosing an inductor and with further evaluation of the full load efficiency, the design may be able to
support higher maximum output currents.

2.4 Inductor (L1)

Based on the targeted $\Delta I_L$, the minimum inductance (L) is calculated with Equation 9. The maximum input
voltage and its corresponding duty cycle are used because this is when the current ripple in a SEPIC is
the maximum. Again, the equation assumes a coupled inductor is used reducing the required inductance
by half.

$$L \geq \frac{V_{IN} \times D}{2 \times f \times \Delta I_L}$$

(9)

For this design, a recommended minimum L of 10.5 $\mu$H is calculated and the nearest standard value of 12
$\mu$H is chosen. With a 12 $\mu$H inductor, by rearranging Equation 9, $\Delta I_L$ is calculated to 615 mA at $V_{IN}$,max
and 338 mA at $V_{IN}$,min. At this point you can choose to reevaluate the maximum output current with the
chosen inductance. Using Equation 8, the maximum output current has increased to 1.47 A. The peak
current and RMS current must then be calculated to ensure the inductor is properly rated. In a coupled
inductor the total peak current is the sum of the peak current in each winding. Equation 10 calculates the
peak current.

$$I_{peak} = I_{peak L} + I_{peak B} = \left( I_{\text{max}} + \frac{\Delta I}{2} \right) + \left( I_{\text{OUT}} + \frac{\Delta I}{2} \right)$$

(10)

For this design, the peak current is estimated to be 3.69 A. It is recommended that the saturation current
of the inductor be 20% higher than the peak current or greater than the peak current limit of the IC. This
leaves margin for transient conditions when the peak inductor current may increase above the steady
state value. Using the peak current limit of the IC is the most conservative criteria and ensures the
inductor doesn’t become saturated during an over current fault condition. This design uses the 6.6 A
typical current limit for the minimum saturation current rating.

Equation 11 and Equation 12 calculate the RMS current in each winding. Equation 13 and Equation 14
take these currents and converts them to the ratings ($I_{RMS ONE}$ and $I_{RMS BOTH}$) typically shown on the data
sheets of coupled inductors. $I_{RMS ONE}$ represents only one winding conducting and $I_{RMS BOTH}$ represents both
windings conducting equally. The ratings are typically given for a 40°C temperature rise.

$$I_{L RMS} \approx I_{IN DC}$$

(11)

$$I_{B RMS} \approx I_{OUT}$$

(12)

$$I_{RMS ONE} = \sqrt{\left( I_{L RMS} \right)^2 + \left( I_{B RMS} \right)^2}$$

(13)

$$I_{RMS BOTH} = \sqrt{\left( I_{RMS ONE} \right)^2}$$

(14)

The equivalent RMS values calculated for the inductor are $I_{RMS ONE} = 2.56$ A and $I_{RMS BOTH} = 1.81$ A. Based
on the saturation current rating and RMS current calculation, 4 families of coupled inductors are within or
near the specifications. These are shown in Table 2. For this design the MSD1260-123 is used. It should
be noted, choosing an inductor with a lower DCR can improve the efficiency of the design. If both
windings of the chosen inductor have equal DCR, the conduction losses can be calculated with
Equation 15. The estimated conduction loss in the inductor at full load for this design is 484 mW with the
minimum input voltage.

$$P_L = \left( \left( I_{L RMS} \right)^2 + \left( I_{B RMS} \right)^2 \right) \times DCR$$

(15)
Table 2. Example Catalogue Coupled Inductors

<table>
<thead>
<tr>
<th>Vendor</th>
<th>Part Number</th>
<th>L (µH)</th>
<th>$I_{\text{RMS,both}}$ (A)</th>
<th>$I_{\text{RMS,one}}$ (A)</th>
<th>$I_{\text{SAT}}$ (A)</th>
<th>DCR (mΩ)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CoilCraft</td>
<td>MSD1260-123</td>
<td>12</td>
<td>2.21</td>
<td>3.12</td>
<td>6.86</td>
<td>74</td>
</tr>
<tr>
<td>Wurth Elektronik</td>
<td>744870100</td>
<td>10</td>
<td>2.7</td>
<td></td>
<td>7</td>
<td>44</td>
</tr>
<tr>
<td>Bourns</td>
<td>SRF1260-10</td>
<td>10</td>
<td>2.67</td>
<td>5.35</td>
<td>7.17</td>
<td>49.2</td>
</tr>
<tr>
<td>Cooper</td>
<td>DRQ125-100-R</td>
<td>10</td>
<td>2.67</td>
<td>5.35</td>
<td>7.17</td>
<td>37.8</td>
</tr>
</tbody>
</table>

2.5 Output Capacitor (C8-C10)

The output capacitor is chosen based on the maximum output voltage ripple and minimum output voltage variation from load transients. A typical output voltage ripple ($V_{\text{RIPPLE}}$) specification is 0.5% of the nominal output voltage but this value is typically decided on at a system level. Based on the specification of 60-mVpp output ripple, Equation 16 is used to calculate the minimum output capacitance.

$$C_{\text{OUT}} \geq \frac{D_{\text{max}} \times I_{\text{OUT}}}{f_{\text{SW}} \times V_{\text{RIPPLE}}}$$  \hspace{1cm} (16)

The minimum output capacitance to meet this specification is 22.5 µF. This assumes a ceramic output capacitor is used with negligible ESR. If non ceramic capacitors are used it will contribute to additional voltage ripple. Equation 17 calculates the total ripple and Equation 18 calculates the maximum ESR to meet the voltage ripple specification. It is important to note, the ripple in the ESR is not in phase with the ripple from the output capacitance and Equation 18 under estimates the maximum ESR. In reality higher ESR may be possible with testing or simulation of the circuit.

$$V_{\text{RIPPLE}} = \frac{D_{\text{max}} \times I_{\text{OUT}}}{f_{\text{SW}} \times C_{\text{OUT}}} + \text{ESR}_{\text{COUT}} \times (I_{\text{La peak}} + I_{\text{LL peak}})$$  \hspace{1cm} (17)

$$\text{ESR}_{\text{COUT}} \leq \frac{V_{\text{RIPPLE}}}{D_{\text{max}} \times I_{\text{OUT}}} \times \frac{f_{\text{SW}} \times C_{\text{OUT}}}{(I_{\text{La peak}} + I_{\text{LL peak}})}$$  \hspace{1cm} (18)

The minimum capacitance to meet the load transient response specification from Table 1 is calculated with Equation 19. The specification of the design is a maximum 4% output voltage change (480 mV) with a 50% max load step transient (500 mA).

$$C_{\text{OUT}} \geq \frac{\Delta I_{\text{TRAN}}}{2\pi \times f_{\text{SW}} \times \Delta V_{\text{TRAN}}}$$  \hspace{1cm} (19)

With an estimated loop bandwidth or crossover frequency ($f_{\text{BW}}$) of 6 kHz, the minimum capacitance is 27.6 µF. The largest value calculated between Equation 16 and Equation 19 should be used to decide the minimum output capacitance. In this design, it is 27.6 µF from the transient specification.

If non ceramics are used or the output capacitors are specified an RMS current rating, Equation 20 calculates the RMS current. This is calculated at 1.44 A for this design.

$$I_{\text{COUT,RMS}} = I_{\text{OUT}} \sqrt{\frac{D_{\text{max}}}{1-D_{\text{max}}}}$$  \hspace{1cm} (20)

The output capacitors selected are 3 x 22-µF, 25-V X7R 1210 ceramic capacitors. When using ceramic capacitors it is important to account for derating due to DC bias. With a 12-V output voltage, the estimated capacitance is 46% the nominal value giving a derated capacitance of 30.4 µF.

2.6 AC Capacitor (C6)

It is recommended to choose the AC capacitor ($C_{p}$) so the ripple voltage $\Delta V_{\text{cp}}$ is no more than 5% of the maximum $V_{\text{cp,DC}}$ equal to $V_{\text{in,Max}}$. Equation 21 calculates the minimum capacitance.

$$C_{p} \geq \frac{I_{\text{OUT}} \times D_{\text{max}}}{0.05 \times V_{\text{in,Max}} \times f_{\text{SW}}}$$  \hspace{1cm} (21)
Calculations and Component Selection

The minimum capacitance is calculated to be 1.5 µF and due to derating, the next highest standard value of 2.2 µF is used. This capacitor must be rated for the maximum input voltage and capacitance derating due to DC bias should be considered. The capacitor must also be rated for the RMS current \( I_{CP\text{RMS}} \). This is calculated as 1.63 A using Equation 22. The capacitor selected is a 2.2-µF, 50-V X7R 1206 ceramic capacitor.

\[
I_{CP\text{RMS}} = I_{\text{DC}} \times \sqrt{1 - D_{\text{max}}}
\]  

(22)

2.7 Input Capacitor (C2)

A 10-µF ceramic input capacitor is chosen based on the minimum recommended value of 4.7 µF for the TPS55340 and must be of quality X5R or X7R. This design also places an additional 0.1-µF capacitor (C7) close to the \( V_{\text{IN}} \) pin for extra decoupling and is optional. Equation 23 calculates the input voltage ripple \( V_{\text{INRIPPLE}} \) and Equation 24 calculates the RMS current if a rating is given. With an estimated derated capacitance of 6 µF, they are calculated to be 39.9 mV and 0.098 A respectively.

\[
V_{\text{INRIPPLE}} = \frac{\Delta I}{4 \times f \times C_{\text{IN}}} + I_{\text{DC}} \times ESR_{\text{CIN}}
\]  

(23)

\[
I_{\text{CIN RMS}} = \frac{\Delta I}{\sqrt{12}}
\]  

(24)

2.8 Rectifying Diode (D1)

Similar to a boost converter, the average current through the diode is equal to the output current. The rectifying diode must be chosen to handle the output current and voltage at the switching node. At least 20% margin is recommended for the diode’s average current rating. A conservative design will use the maximum output current with \( V_{\text{IN\text{max}}} \) with the typical current limit to choose the current rating. Equation 8 with \( V_{\text{IN\text{max}}} \) gives an output over current limit of 2.60 A. Equation 25 calculates the minimum breakdown voltage \( V_{\text{BR}} \) of the diode to be 30.5 V, assuming \( V_{\text{D}} \) is 0.5 V.

\[
V_{\text{BR}} = V_{\text{OUT}} + V_{\text{IN\text{max}}} + V_{\text{D}}
\]  

(25)

The diode’s package must be rated for the power dissipation. The power is calculated using Equation 26 to be 0.5 W with a 1-A output.

\[
P_{\text{D}} = I_{\text{OUT}} \times V_{\text{D}}
\]  

(26)

Based on these criteria, Diodes Inc. B340B is chosen. This is a 40-V, 3-A diode in an SMB package.

2.9 MOSFET Ratings

The IC’s internal MOSFET must also be able to handle the rated voltages and currents. As seen in Figure 3, the voltage at SW is the sum of \( V_{\text{OUT}} \) and \( V_{\text{IN}} \). Similarly the peak current is equal to the sum of the input current, output current and peak to peak ripple current. Equation 27 calculates the voltage, Equation 28 calculates the current and Equation 29 calculates the RMS current.

\[
V_{\text{Q}} = V_{\text{OUT}} + V_{\text{IN\text{max}}}
\]  

(27)

\[
I_{\text{Q peak}} = I_{\text{OUT}} + I_{\text{DC}} + \Delta I
\]  

(28)

\[
I_{\text{Q RMS}} = \frac{I_{\text{DC}}}{\sqrt{D_{\text{max}}}}
\]  

(29)

In this design the voltage stress of the MOSFET is 30 V and the peak current is 3.69 A. During initial testing it is recommended to allow a 5-10% tolerance on the voltage rating to account for ringing on the SW node. Using effective layout techniques limits the ringing on the SW node. The ringing can be further reduced by using an external snubber which can be selected with the method presented in SLVA255.
2.10 Feedback Resistors (R1, R2)

The feedback resistors are chosen the same as when the TPS55340 is in a boost topology. The bottom resistor (R2) is fixed at the recommended 10 kΩ to minimize noise and current through the feedback divider. The top resistor (R1) is then calculated with Equation 30 using the TPS55340’s voltage reference (VREF) of 1.229 V. R1 is calculated to 87.6 kΩ and the nearest standard value of 86.6 kΩ is chosen.

\[ R1 = R2 \times \left( \frac{V_{OUT}}{V_{REF}} - 1 \right) \quad (30) \]

2.11 Soft Start Capacitor (C3)

The data sheet’s recommended 0.047-μF soft start capacitor is used. If the soft start time needs to be longer to reduce voltage overshoot on the output during startup or to reduce inrush current, increase this capacitance.

2.12 Compensating the Control Loop (R3, C4, C5)

Deriving a mathematical model of the SEPIC converter is extremely complicated. The easiest and fastest method to design the compensation is to use a SPICE model or measured data. For this design, a Venable gain/phase analyzer is used to measure the power stage to choose the compensation components. A stable design provides a valid measurement. Initially, a large compensation capacitor (1 μF) and small compensation resistor (1 kΩ) are used to roll off the control loop at a low frequency.

When choosing your target crossover frequency there are two criteria you must meet. It is recommended to crossover at less than one third the lowest frequency right half plane zero (RHPZ) and there must be sufficient phase at the targeted crossover. RHPZ is calculated with Equation 31. The RHPZ is at the lowest frequency with the minimum input voltage and maximum output current. Therefore the compensation design is done at this operating point. The RHPZ is calculated at 36.7 kHz and the crossover frequency must be less than 12.2 kHz.

\[ f_{RHPZ} = \frac{V_{OUT}}{I_{OUT}} \times \frac{D}{2\pi L} \left( \frac{1}{1-D} \right) \quad (31) \]

The second criterion of sufficient phase is determined by your targeted phase margin. Based on a 60° recommended phase margin and assuming the compensation will have the maximum 180° phase, the control to output phase must be no less than -120°. As can be seen in Figure 5, the power stage phase is approximately -120° at 7 kHz and is used as the targeted bandwidth.

### Figure 5. Measured Power-Stage Gain and Phase

![Figure 5](image1.png)

### Figure 6. Measured Overall-Loop Gain and Phase

![Figure 6](image2.png)

The compensation components must be chosen so the compensation gain is the inverse of the power stage gain at the desired bandwidth. The targeted compensation gain (KCOMP) is -19.50 dB. The value of R3 calculated with Equation 32, is 2.37 kΩ which is a standard value. The maximum value of Gea is used to ensure stability over IC variations and typical circuits will have a bandwidth lower than the targeted 7 kHz.
The compensation zero is typically set between 1/5 and 1/10 of $f_{BW}$ to maximize phase at the crossover frequency. This design places the zero at 1/10 $f_{BW}$. C4 is calculated with Equation 33 as 0.096 µF and the nearest standard value, 0.1 µF, is used.

$$C4 = \frac{1}{2\pi R3 f_{BW}}$$

(33)

C5, typically not needed with ceramic output capacitors, is used to add a high frequency pole to attenuate any high frequency noise. It is recommended to place this pole at 10 $f_{BW}$ or greater. Equation 34 calculates the capacitance based on the target pole frequency. If non ceramic output capacitors with higher ESR are used, this pole should be placed at the ESR zero from the output capacitors. Equation 35 calculates the value of C5 needed to add a pole at the ESR zero frequency. If C5 is not used, it can be modeled as 10 pF from stray board capacitance.

$$C5 = \frac{1}{2\pi R3 f_p}$$

(34)

$$C5 = \frac{C_{OUT} \times ESR_{COUT}}{R3}$$

(35)

If more phase margin is needed to increase $f_{BW}$ closer to the maximum frequency recommendation based on the RHPZ, add an additional zero by placing a feed-forward capacitor ($C_{FF}$) in parallel with the top feedback resistor, R1. A recommended location for this zero is somewhere greater than the target bandwidth frequency. The maximum recommended value of $C_{FF}$ is calculated with Equation 36. Using $C_{FF}$ also adds a pole in the compensation at a frequency higher than the added zero.

$$C_{FF} \leq \frac{1}{2\pi R1 f_{BW} \times \frac{V_{REF}}{V_{OUT}}}$$

(36)

The overall loop response with the selected compensation components is shown in Figure 6. At full load with a 6-V input, the measured bandwidth is 6.3 kHz with 59.3° phase margin.

### 3 Layout Considerations

As for all switching power supplies, especially those operating at high frequencies with high currents, layout is an important design step. If layout is not carefully done, the regulator could suffer from instability as well as noise problems. To maximize efficiency, switch rise and fall times are made as short as possible. To prevent radiation of high frequency resonance problems, proper layout of the high frequency switching path is essential. This is done as follows:

- Minimize the length and area of all traces connected to the SW pin and always use a ground plane under the switching regulator to minimize interplane coupling.
- In a SEpic design there is an additional switching node at the connection between $C_p$, D1 and L1 and this area should also be minimized.
- The high current path including the switch, C6, Schottky diode and output capacitor contains nanosecond rise and fall times and should be kept as short as possible.
- The input capacitor needs not only to be close to the $V_{IN}$ pin, but also to the AGND pin to reduce IC supply ripple.
- It is recommended the external components connected to the internal analog control circuitry use a separate ground (AGND) tied to the switching ground (PGND) at only one point. This includes components connected to FREQ, SS, COMP, SYNC and FB.
The TPS55340 comes in a thermally enhanced QFN package. This package includes a thermal pad improving the thermal capabilities. Use thermal vias directly under the TPS55340, providing a path from the exposed thermal pad to ground.

4 Test Results, Layout, and Bill of Materials

Full test results, layout, and bill of materials for this design are found in the TPS55340EVM-147 User's Guide, SLVU742

5 Improvements and Advantages

5.1 Inductor Current Ripple

After designing, building and then testing a SEPIC regulator, you may notice the current ripple waveforms in the coupled windings appear to be closer a sinusoidal waveform and not the ideal saw tooth waveform shown in Figure 7. This is caused by the combination of two properties in a real design. The voltage ripple on \( C_p \) across the leakage inductance \( L_{LK} \) of the coupled inductor. The change in voltage across an inductor induces extra current ripple. In many cases the added current ripple can be very high, contributing to the ripple waveform seen. The additional circulating current also increases power loss reducing efficiency. The effects of the circulating currents are the most visible when operating at the maximum output current where current in the windings is highest.

Based on the source of the extra ripple current, there are two ways to reduce it. Either increase the capacitance of \( C_p \) or increase the primary leakage inductance. Adding capacitance has its tradeoffs of increased size and cost. Increasing the leakage inductance may require the use of a custom magnetic component. The decision of how to remove the ripple is up to the designer. Equation 37 and Equation 38 calculate a recommended value for the leakage inductance or \( C_p \) capacitance respectively to limit the ripple. Both equations place the induced current ripple of the leakage inductance approximately equal to the magnetizing current ripple \( \Delta I_L \). In these calculations it is important to use the estimated derated capacitance for \( C_p \).

\[
L_{LK} \geq \frac{I_{OUT} \times L \times D}{C_p \times V_{IN} \times f_{SW}}
\]  

(37)

\[
C_p \geq \frac{I_{OUT} \times L \times D}{L_{LK} \times V_{IN} \times f_{SW}}
\]  

(38)

As an example, \( C_p \) was increased to reduce the leakage current ripple. The typical primary leakage inductance given for the MSD1260-123ML is 0.28 \( \mu \)H. Using Equation 37 with the minimum input voltage, 9.7 \( \mu \)F of effective capacitance is needed. Two 10-\( \mu \)F, 25-V 1210 X5R ceramic capacitors are used with an approximate derated capacitance of 10.8 \( \mu \)F with the maximum input voltage. Figure 8 shows the new current ripple and illustrates the ripple-current waveform has improved but it can be further improved getting closer to the ideal. Figure 9 compares the efficiency up to the calculated maximum output current with the new capacitor. This shows an increase of up to 1% efficiency at max load.
Improvements and Advantages

Figure 9. CCM Efficiency Using 2.2 µF and 20 µF C_p

5.2 Comparison of a SEPIC to a Flyback

To show the similarity between a SEPIC and flyback topology, by removing the switching capacitor, C_p, the design is quickly converted into a flyback converter. If needed, this can be used for a quick analysis of the difference between the two topologies. There are two advantages to a SEPIC design. First, the input current is continuous, reducing RMS current stress on the input capacitor. Secondly, the addition of C_p clamps the voltage overshoot and ripple at SW caused by the primary leakage inductance, reducing the stress in the internal MOSFET. This reduces the need for an external RCD clamp and/or RC snubber. A fair and thorough evaluation of the tradeoffs between the two is done in Reference 4. A SEPIC solution is used in isolated applications with the circuit shown in Figure 10.

Figure 10. Isolated SEPIC
6 Conclusion

A SEPIC design is a simple, non-isolated option to regulate an output voltage between the minimum and maximum input voltage. Complete test data for this SEPIC design is found in the TPS55340EVM-147 User’s Guide (SLVU742). Adding isolation to a SEPIC design in place of an isolated flyback, in certain applications, reduces the stresses on components; namely the input capacitors and the internal MOSFET.

7 References

1. TPS55340 Data Sheet, Integrated 5-A 40-V Boost/SEPIC/Flyback Regulator (SLVSBD4)
2. Jeff Falin, Designing DC/DC converters based on SEPIC Topology (SLYT309)
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal and regulatory requirements concerning their products and any use of TI products in such safety-critical applications. Buyers acknowledge that any such use of TI products which TI has not designated as military-grade is solely at the Buyer’s risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or “enhanced plastic.” Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer’s risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Audio</td>
<td><a href="http://www.ti.com/audio">www.ti.com/audio</a></td>
</tr>
<tr>
<td>Amplifiers</td>
<td><a href="http://www.amplifier.ti.com">www.amplifier.ti.com</a></td>
</tr>
<tr>
<td>Data Converters</td>
<td><a href="http://www.dataconverter.ti.com">www.dataconverter.ti.com</a></td>
</tr>
<tr>
<td>DLP® Products</td>
<td><a href="http://www.dlp.com">www.dlp.com</a></td>
</tr>
<tr>
<td>DSP</td>
<td><a href="http://www.dsp.ti.com">www.dsp.ti.com</a></td>
</tr>
<tr>
<td>Clocks and Timers</td>
<td><a href="http://www.ti.com/clocks">www.ti.com/clocks</a></td>
</tr>
<tr>
<td>Interface</td>
<td><a href="http://www.interface.ti.com">www.interface.ti.com</a></td>
</tr>
<tr>
<td>Logic</td>
<td><a href="http://www.logic.ti.com">www.logic.ti.com</a></td>
</tr>
<tr>
<td>Power Mgmt</td>
<td><a href="http://www.power.ti.com">www.power.ti.com</a></td>
</tr>
<tr>
<td>Microcontrollers</td>
<td><a href="http://www.microcontroller.ti.com">www.microcontroller.ti.com</a></td>
</tr>
<tr>
<td>RFID</td>
<td><a href="http://www.ti-rfid.com">www.ti-rfid.com</a></td>
</tr>
<tr>
<td>OMAP Mobile Processors</td>
<td><a href="http://www.ti.com/omap">www.ti.com/omap</a></td>
</tr>
<tr>
<td>Wireless Connectivity</td>
<td><a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a></td>
</tr>
</tbody>
</table>

TI E2E Community Home Page: e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated