Powering the TMS320DM365 using the TPS650061

Daniel Katz

ABSTRACT

The TMS320DM365 processor requires a specific power-on and power-off sequence for reliable operation. This sequence is described and an inexpensive, discrete sequencing solution is provided. This sequence uses the TPS650061 Power Management integrated circuit (IC). The circuit can be adapted for other Power Management ICs and processors as well.

Contents

1 TPS650061 Overview ................................................................................................................... 2
2 TMS320DM365 Power Requirements .................................................................................... 2
  2.1 Power-On Sequence .............................................................................................................. 2
  2.2 Power-Off Sequence ............................................................................................................ 2
3 Schematic ................................................................................................................................. 3
4 Waveforms ............................................................................................................................... 5
5 Theory of Operation .................................................................................................................. 6
  5.1 Startup .................................................................................................................................. 7
  5.2 Shutdown ............................................................................................................................... 7
  5.3 Supply Voltage Supervisor .................................................................................................. 7
6 Design Considerations ............................................................................................................... 7
  6.1 Enable Pin Thresholds ........................................................................................................... 7
  6.2 Inrush Current ....................................................................................................................... 7
  6.3 Diode Selection ..................................................................................................................... 8
  6.4 Load Turn-off Time ............................................................................................................... 8
  6.5 Output Capacitors ................................................................................................................ 8
  6.6 Power Good .......................................................................................................................... 8
  6.7 RESET Pull-up Resistors ....................................................................................................... 8
7 References ................................................................................................................................... 8
8 Bill of Materials .......................................................................................................................... 9

List of Figures

1 TPS650061 Schematic with Discrete Sequencing Components .................................................. 4
2 Power-On Sequence, 500 µs/div .............................................................................................. 5
3 Power-On Sequence, 10 ms/div ............................................................................................... 5
4 Power-Off Sequence, 1 ms/div ................................................................................................ 6

List of Tables

1 Power Summary for TMS320DM365 Processor ......................................................................... 2
2 Test Waveform Load Specifications .......................................................................................... 6
3 Bill of Materials ......................................................................................................................... 9
1 TPS650061 Overview

The TPS650061 is a versatile, high-efficiency power management IC that is designed with portable applications in mind. It incorporates a single 2.25-MHz step-down switching regulator and two low-dropout (LDO) regulators in a compact 3 mm × 3 mm QFN package.

Power-sequencing with the TPS650061 is simplified since the switching regulator and LDOs have independent voltage inputs and enable controls. The device further extends functionality by adding a Supply Voltage Supervisor (SVS) circuit which is used to release the RESET pin of the load processor when the supply rails have reached minimum regulation.

2 TMS320DM365 Power Requirements

Some of the power requirements are dependent on the processor operating frequency and user preference (for example, the VDD_AEMIF1_18_33 supply can operate at 1.8 V or 3.3 V). Further information on voltage tolerance and maximum current requirements is found on the TI Processor Power Management website at www.ti.com/processorpower.

<table>
<thead>
<tr>
<th>Rail Name</th>
<th>Voltage (V)</th>
<th>Imax (mA)</th>
<th>Tolerance (%)</th>
<th>Power On</th>
<th>Power Off</th>
</tr>
</thead>
<tbody>
<tr>
<td>CVDD, VDD12_PRTCSS, VDDA12_DAC, VPP</td>
<td>1.2</td>
<td>650</td>
<td>±5</td>
<td>First</td>
<td>Third</td>
</tr>
<tr>
<td>VDDS18, VDD18_PRTCSS, VDDMXI, VDD18_SLDO,</td>
<td>1.8</td>
<td>95</td>
<td>±5</td>
<td>Second</td>
<td>Second</td>
</tr>
<tr>
<td>VDD18_DDR, VDDA18_PLL, VDDA18_USB,</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VDDA18_ADC, VDDA18_DAC, VDDS33, VDDA33_USB, VDDA33_VC, VDD_AEMIF1_18_3_3, VDD_AEMIF2_18_3_3, VDD_ISIF18_33</td>
<td>3.3</td>
<td>126</td>
<td>±5</td>
<td>Third</td>
<td>First</td>
</tr>
</tbody>
</table>

The TPS650061 meets these power requirements. Power sequencing is implemented using a simple sequencing circuit that controls the order at which the power supplies in the TPS650061 are enabled and disabled.

2.1 Power-On Sequence

The following sequence is required for powering on the TMS320DM365: the 1.2-V rail must power on first, then the 1.8-V rail, and then the 3.3-V rail powers on. After all three rails are powered on, RESET may be released.

Per the excerpt from the TMS320DM365 data sheet for Simple Power-On, the device must be powered on in the following order:

1. Power on PRTCSS/Main Core (1.2 V).
2. Power on PRTCSS/Main I/O (1.8 V).
3. Power on the Main/Analog I/O (3.3 V).

RESET must be low until all supplies are ramped up.

2.2 Power-Off Sequence

The power-down requirements state that the supplies must power off in the reverse order at which they were powered on. These requirements are described in the TMS320DM365 data sheet for Simple Power-Off:

1. Power off Main/Analog I/O (3.3 V).
2. Power off PRTCSS/Main I/O (1.8 V).
3. Power off PRTCSS/Main Core (1.35 V).

If RESET is low, steps 2 and 3 may be performed simultaneously.

If RESET is not low, these steps must be followed sequentially.
3 Schematic

The TPS650061 and the discrete sequencing circuit are shown in Figure 1. The output voltages were configured using the external feedback resistors so that VODC, VLDO1, and VLDO2 are 1.2 V, 3.3 V, and 1.8 V respectively. Additional bypass/decoupling capacitors not shown on the schematic are required at the processor.
Figure 1. TPS650061 Schematic with Discrete Sequencing Components
4 Waveforms

The waveforms below and on the next page show typical operation of the sequencing circuit during power-on and power-off cycles:

![Waveform 2](image2)

**Figure 2. Power-On Sequence, 500 µs/div**

![Waveform 3](image3)

**Figure 3. Power-On Sequence, 10 ms/div**
For the turn-on sequence shown in Figure 2, note that the 1.2-V rail (VODC) rises first, followed by the 1.8-V (VLDO2), and 3.3-V (VLDO1) rails. The same turn-on sequence is shown in Figure 3 on a larger timescale to show the RST pin going high. The RST pin goes high after a delay time once the 3.3-V rail rises above 3.15 V, as detected by the RSTSNS pin. The delay time of the RST pin is controlled by an external capacitor on the TPS650061 TRST pin. Note that the 3.3-V rail is always less than 2 V above the 1.8-V rail, satisfying the voltage margin requirements.

For the turn-off sequence shown in Figure 4, the 3.3-V rail (VLDO1) goes low first, followed by the 1.8-V (VLDO2) and 1.2-V (VODC) rails. The RST pin goes low when the 3.3-V rail drops below 3.15 V, as detected by the RSTSNS pin. Note that the 3.3-V rail is always less than 2 V above the 1.8-V rail, satisfying the voltage margin requirements.

The circuit in Figure 1 was implemented on a TPS650061 Evaluation Module (TPS650061EVM-584) with the sequencing circuitry soldered to a small prototyping PCB. The waveforms above were taken at VIN = 4.2 V with resistive loads at the full load conditions that are expected for the TMS320DM365 device:

### Table 2. Test Waveform Load Specifications

<table>
<thead>
<tr>
<th>Supply Name</th>
<th>Voltage (V)</th>
<th>Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>VODC</td>
<td>1.2</td>
<td>650</td>
</tr>
<tr>
<td>VLDO2</td>
<td>1.8</td>
<td>95</td>
</tr>
<tr>
<td>VLDO1</td>
<td>3.3</td>
<td>126</td>
</tr>
</tbody>
</table>

5 Theory of Operation

This sequencing configuration uses a RC circuit on each of the TPS650061 enable pins to ensure that the voltage rails turn on and off at different times. The values of the resistors and capacitors in the RC circuits determine the length of time between each successive voltage rail turn-on/off. The processor is turned on or off by bringing the System Enable (SYS_EN) node on the sequencing circuit high or low, respectively.
5.1 Startup

When SYS_EN is brought high, the 1.2-V enable (EN_1.2) quickly goes high and the 1.2-V output (VOUT_1.2) turns on. Because of the orientation of diodes D2 and D4, EN_1.8 and EN_3.3 remain low at this time. As VOUT_1.2 rises, it charges the capacitor C11 through resistor R9. When the voltage at the EN_1.8 node exceeds the EN_1.8 threshold voltage, VOUT_1.8 turns on. A similar process occurs to turn on VOUT_3.3.

Once VOUT_3.3 reaches the threshold of the RSTSNS pin, the reset pin (RST) goes high to enable the processor. The threshold is set at 3.15 V for the schematic shown in Figure 1; it is changed by adjusting the values of resistors R3 and R4. There is a delay between the triggering of the RSTSNS pin and the RST pin going high. This delay time is adjusted by changing the capacitor value on the TRST pin of the TPS650061 per the equation in the TPS650061 datasheet (SLVS810B).

5.2 Shutdown

Once the TPS650061 has been turned on, SYS_EN must be pulled to ground for power-down to occur. The outputs of the regulator keep the enable pins in a high state unless a path to ground through SYS_EN is provided.

When SYS_EN is pulled to ground, the capacitor on EN_3.3 discharges quickly since there is a low-resistance path to ground. The voltage on EN_3.3 drops, and VOUT_3.3 turns off. Once VOUT_3.3 drops below 3.15 V, the RST pin is pulled low to disable the processor.

The capacitor on the EN_1.8 node begins to discharge at the same time as EN_3.3, but at a slower rate due to the resistor R7 in the capacitor’s discharge path. This delays the turn-off of VOUT_1.8. The capacitor on the EN_1.2 node is discharged by the parallel resistor, R11, since the polarity of the diode, D1, does not allow a path to ground.

5.3 Supply Voltage Supervisor

The output of the Supply Voltage Supervisor (SVS), the RST pin, connects to the active-low RESET pin of the processor. When the SVS is triggered, the RST pin goes low, putting the processor into reset mode. The SVS is triggered by the voltage on the RSTSNS analog comparator pin or by a forced reset on the MR (Manual Reset) pin.

The sequencing circuit in this report takes advantage of the RSTSNS analog comparator to release the processor reset only when the VOUT_3.3 rail has reached approximately 3.15 V, and to assert the processor reset when the VOUT_3.3 rail drops below 3.15 V. The user can also use an external switch, transistor, or microcontroller to toggle the MR pin and trigger a processor reset as needed.

6 Design Considerations

Although the discrete sequencing circuit is simple, care must be taken to ensure the circuit operates in a specific application.

6.1 Enable Pin Thresholds

A voltage divider is formed at the EN_1.8 node due to R9 and R7; when SYS_EN is low, the voltage at the EN_1.8 node should be less than the threshold for the EN_1.8 pin (0.4 V max). If R7 and R9 prevent the voltage from dropping low enough, VOUT_1.8 will not turn off. The value for R7 should be large enough to delay the EN_1.8 turn-off, but small enough for turn-off to occur.

6.2 Inrush Current

Inrush current in excess of 1 A can occur on SYS_EN when it is pulled high due the low-impedance path to the capacitor on the EN_1.2 node. Use a small-value resistor in series with SYS_EN to limit the inrush current (R8 is 22 Ω in the schematic). Using too high a resistor value influences the EN_1.8 voltage divider ratio since R7 is connected to ground in series with R8 (see Section 6.1). If controlling SYS_EN with a microcontroller or other logic device, be sure that any inrush current does not exceed the maximum ratings of that device.
6.3 Diode Selection
Due to their low forward voltage drop (0.15–0.45 V) and fast switching speed, Schottky diodes are recommended in the sequencing circuit. Schottky diodes also have a shorter reverse recovery time compared to other types of diodes, minimizing reverse current overshoot when changing from forward conducting to the reverse blocking state.

6.4 Load Turn-off Time
A factor that may affect the turn-off time is the capacitance and load resistance on the TPS650061 outputs. Since the DC/DC switching converter and the LDOs in the TPS650061 will look open to the output when disabled, the output voltage decay will depend partly on the capacitance and load resistance on the output. Design the output capacitance to meet the ripple requirements of the processor and adjust the sequencing circuit component values, if necessary, to ensure proper sequence timing.

6.5 Output Capacitors
The TMS320DM365 processor requires several local bypass/decoupling capacitors in addition to the bulk output capacitors shown in Figure 1. The values of these capacitors depend on the ripple tolerance of the voltage rails and the activity (load) of the processor and I/O peripherals. Ripple-tolerance specifications are found in the Recommended Operating Conditions table, Section 5.2, in the processor datasheet. Design the output capacitance to meet the ripple requirements of the processor and adjust the sequencing circuit component values, if necessary, to ensure proper sequence timing.

6.6 Power Good
The Power Good (PG) pin on the TPS650061 is an open-drain output that indicates the condition of the enabled step down converter and LDOs. The PG pin is pulled low only if all three outputs are regulating correctly. In the event one of the TPS650061 outputs fails because of a short or other means, the PG pin will change to a High-Z state. This can provide an additional level of protection to the system; an external transistor or microprocessor is used to monitor the state of PG and disable SYS_EN to avoid possible damage to the processor.

6.7 RESET Pull-up Resistors
The active-low RESET pin should be pulled high through an external pull-up resistor; in this case, the RESET line is pulled up to VOUT_3.3 through a 47-kΩ resistor.

7 References
1. TPS650061, 2.25 MHz Step-Down Converter Datasheet (SLVS810B).
2. TMS320DM365, Digital Media System-on-Chip Datasheet (SPRS457E).
3. Powering the TMS320DM368 With TPS650061 (SLVA486).

For more information on how Texas Instruments can solve your power management needs across the board, visit www.ti.com/power
8 Bill of Materials

Below is the Bill of Materials for the circuit shown in Figure 1. Note that the RefDes numbers do not correspond to those on the TPS650061 Evaluation Board (TPS650061EVM-584).

Table 3. Bill of Materials

<table>
<thead>
<tr>
<th>Qty</th>
<th>RefDes</th>
<th>Value</th>
<th>Description</th>
<th>Size</th>
<th>Part Number</th>
<th>Mfr</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>C1, C6, C8, C9</td>
<td>10 µF</td>
<td>Capacitor, ceramic, 10 V, X5R, 10%</td>
<td>0805</td>
<td>GRM21BR61A106KE19L</td>
<td>Murata</td>
</tr>
<tr>
<td>2</td>
<td>C2, C3</td>
<td>2.2 µF</td>
<td>Capacitor, ceramic, 16 V, X5R, 10%</td>
<td>0603</td>
<td>GRM188R61C225KE15D</td>
<td>Murata</td>
</tr>
<tr>
<td>1</td>
<td>C4</td>
<td>0.1 µF</td>
<td>Capacitor, ceramic, 50 V, X7R, 10%</td>
<td>0805</td>
<td>GRM21BR71H104KA01L</td>
<td>Murata</td>
</tr>
<tr>
<td>0</td>
<td>C5</td>
<td>0.1 µF</td>
<td>Capacitor, ceramic, 25 V, X7R, 10%</td>
<td>0603</td>
<td>Std</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>C7</td>
<td>22 pF</td>
<td>Capacitor, ceramic, 50 V, C0G, 5%</td>
<td>0603</td>
<td>Std</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>C10, C11, C12</td>
<td>1 µF</td>
<td>Capacitor, ceramic, 6.3 V, X5R, 10%</td>
<td>0603</td>
<td>Std</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>D1, D2, D3</td>
<td>MBR0540</td>
<td>Diode, Schottky, 0.5 A, 40 V</td>
<td>SOD-123</td>
<td>MBR0540</td>
<td>Fairchild</td>
</tr>
<tr>
<td>1</td>
<td>L1</td>
<td>2.2 µH</td>
<td>Inductor, SMT, 2.0 A, 110 mΩ</td>
<td>0.118 × 0.118 in</td>
<td>LPS3015-222ML</td>
<td>Coilcraft</td>
</tr>
<tr>
<td>2</td>
<td>R1, R2</td>
<td>47 kΩ</td>
<td>Resistor, chip, 1/16W, 5%</td>
<td>0603</td>
<td>Std</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>R3</td>
<td>976 kΩ</td>
<td>Resistor, chip, 1/16W, 1%</td>
<td>0603</td>
<td>Std</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>R4</td>
<td>232 kΩ</td>
<td>Resistor, chip, 1/16W, 1%</td>
<td>0603</td>
<td>Std</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>R5, R6</td>
<td>475 kΩ</td>
<td>Resistor, chip, 1/16W, 1%</td>
<td>0603</td>
<td>Std</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>R7</td>
<td>470 kΩ</td>
<td>Resistor, chip, 1/16W, 1%</td>
<td>0603</td>
<td>Std</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>R8</td>
<td>22 kΩ</td>
<td>Resistor, chip, 1/16W, 5%</td>
<td>0603</td>
<td>Std</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>R9</td>
<td>2.2 kΩ</td>
<td>Resistor, chip, 1/16W, 1%</td>
<td>0603</td>
<td>Std</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>R10</td>
<td>1.1 kΩ</td>
<td>Resistor, chip, 1/16W, 1%</td>
<td>0603</td>
<td>Std</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>R11</td>
<td>5.1 kΩ</td>
<td>Resistor, chip, 1/16W, 1%</td>
<td>0603</td>
<td>Std</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>U1</td>
<td>TPS650061</td>
<td>IC, 2.25-MHz Step-Down Converter with Dual LDOs and SVS</td>
<td>QFN</td>
<td>TPS650061RUK</td>
<td>TI</td>
</tr>
</tbody>
</table>
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer’s risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Audio</td>
<td>Automotive and Transportation</td>
</tr>
<tr>
<td>Amplifiers</td>
<td>Communications and Telecom</td>
</tr>
<tr>
<td>Data Converters</td>
<td>Computers and Peripherals</td>
</tr>
<tr>
<td>DLP® Products</td>
<td>Consumer Electronics</td>
</tr>
<tr>
<td>DSP</td>
<td>Energy and Lighting</td>
</tr>
<tr>
<td>Clocks and Timers</td>
<td>Industrial</td>
</tr>
<tr>
<td>Interface</td>
<td>Medical</td>
</tr>
<tr>
<td>Logic</td>
<td>Security</td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Space, Avionics and Defense</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Video and Imaging</td>
</tr>
<tr>
<td>RFID</td>
<td></td>
</tr>
<tr>
<td>OMAP Mobile Processors</td>
<td></td>
</tr>
<tr>
<td>Wireless Connectivity</td>
<td></td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated