ABSTRACT

Some applications will require or desire usage of low power features to increase battery life while down hole. This application note discusses the features, usage and implications of the SM28VLT32-HT Flash memory power savings modes.
1 INTRODUCTION

The SM28LVT32 is a 32Mbits flash memory intended for use in extreme temp environments. It consists of 8 Flash banks, a Flash controller, Flash Pump, and SPI controller. The Flash array is configured as 16bits by 2M words. Each bank represents 16bits by 256K words (4Mbits). Each bank is further divided down into 8 sectors. See Figure 1 for block diagram.

![Figure 1. Block Diagram](image)

By default, the SM28VLT32-HT powers up with all banks and flash pump active. This represents a nominal current demand of 120mA on Vcore, and 16mA on VIO. This static current load can be excessive for some applications. Applying reset will also return the device to default settings with banks and pump active.

2 FEATURES

The Flash controller has three power settings for the banks and flash pump. These are active, standby, and sleep. In order to set the power mode for a bank or pump, one must set the bank/pump fallback modes. This mode is set to active for all banks and pump on reset and power up.

The fallback power mode is defined as the power mode that is set after the banks (or pump) has expired the bank access grace period (BAGP) or pump active grace period (PAGP). The BAGP and PAGP must be programmed by user. If a bank is set to have a fallback mode of sleep, then after bank becomes inactive (no commands being executed affecting that bank) and the grace period has elapsed, the bank will automatically enter sleep. The converse is true as well. When a sleeping bank is accessed, then the bank will automatically transition to active mode. This automatic transition uses wait state registers to count the appropriate delay from sleep to standby, and from standby to active. It is useful to note, that if any BANK is active then the pump will be active. It cannot enter standby or sleep unless all banks are in standby or sleep.

Typical power numbers for all banks and pump in sleep and/or standby mode can be referenced in Table 1.
3 REGISTER DEFINITIONS

Table 2. Per Bank Registers

<table>
<thead>
<tr>
<th>Name</th>
<th>Address</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>BAC1</td>
<td>X0000h</td>
<td>BAGP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BAC2</td>
<td>X0001h</td>
<td>OTP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>WTBSTDBY</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 3. Bank Identifiers

<table>
<thead>
<tr>
<th>Bank0</th>
<th>Bank1</th>
<th>Bank2</th>
<th>Bank3</th>
<th>Bank4</th>
<th>Bank5</th>
<th>Bank6</th>
<th>Bank7</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>004</td>
<td>008</td>
<td>00C</td>
<td>010</td>
<td>014</td>
<td>018</td>
<td>01C</td>
</tr>
</tbody>
</table>

3.1 Bank Access Register 1 (BAC1)

BAGP— Bank access grace period
These 8 bits represent the count values of FCLK to delay reverting from the active mode to the bank fallback mode defined by the BNKPWR bits.

WTBSTDBY— Standby mode wait state generation
The 6 bits represent the delay count of FCLK before going to active mode from standby when an access demands transition to active mode. This count value should represent a time value of greater than 120ns. This represents a value of 2 or greater for WTBSTDBY at 12MHz FCLK.

BNKPWR— Bank's fallback power mode
00 = Sleep, 01 = Standby, 10 = Reserved, 11 = active.

3.2 Bank Access Register 2 (BAC2)

OTP— Protection bit for reserved flash area
0 is protected, 1 is unprotected. Usage of OTP is outside the scope of this document, and can be set to 0 or 1 without issue.

WTBSLEEP— Sleep mode wait state generation for the bank
The 7 bits represents the delay count of FCLK before going from SLEEP to STANDBY mode when an access demands transition to active mode. This value should represent a time value of greater than 1.5μs. At 12MHz FCLK, this value should be set to a minimum of 0x12.

WTPAGE and WTREAD — Wait states for read modes
The necessity to change the wait states in this application is not required. These values must be left at default value of 1 for each counter. Increasing the wait states to larger values can cause the read command to fail due to data not being available when necessary.
3.3 **Module Access Register 1 (MAC1)**

**PRT** — Protection bit for a software protection scheme
Usage of this bit is outside the scope of this document. This bit should be left logic low.

**WTBSLEEP** — Count value for the pump sleep mode down counter
When counter expires, it indicates that the bank has transitioned from sleep to active. This value should represent a time value of greater than 2µs. At 12MHz FCLK, WTBSLEEP should be programmed to 0x0018 or larger.

**WTPSTDBY** — Pump standby wait state counter and represents the time for transitioning from active from standby
The minimum value for wake up from standby is 500ns, and represents a minimum count value of 0x06 at 12MHz.

**PMPPWR** — Pump’s fallback power mode
Where 00 = sleep, 01 = Standby, 10 = reserved, and 11 = Active. These bits will set the pumps power mode after the pump active grace period counter times out.

**BANK** — Reserved control for internal testability functions
These bits must be left at 000.

**PAGP** — Pump active grace period counter
This represents the amount of time (in flash clocks) that the Pump will remain active after last command before entering the fallback setting for PMPPWR.
3.3.1 Pseudo Code to Set All Banks and Pump Fallback Mode to Standby Mode

The following pseudo code is in the following format: Command_Address_Data. This format is the same format that is used for the SM28VLT32 GUI. The below code issues the command 0x1D, to various BANKS accessing the BAC1 register, followed by the value to be written. In each case for setting bank power mode, only value changing is the bank identifier. The value written to BAC1 is FF09. This is setting the BAGP to max value with WTBSTDBY to 2. The value written to BAC2 is 1211. This is setting the WTBSLEEP to 0x12 and each of WTPAGE and WTREAD to 0x1. The last command is setting the pump fallback mode to standby by accessing MAC2 register.

1D_0000000_FF09 // set bank 0 pwr dn fallback mode to standby
1D_0000001_1811 // set bank 0 Wait times WTBSLEEP,WTPAGE,WTREAD
1D_0040000_FF09 // set bank 1 pwr dn fallback mode to standby
1D_0040001_1211 // set bank 1 Wait times WTBSLEEP,WTPAGE,WTREAD
1D_0080000_FF09 // set bank 2 pwr dn fallback mode to standby
1D_0080001_1211 // set bank 2 Wait times WTBSLEEP,WTPAGE,WTREAD
1D_00C0000_FF09 // set bank 3 pwr dn fallback mode to standby
1D_00C0001_1211 // set bank 3 Wait times WTBSLEEP,WTPAGE,WTREAD
1D_0100000_FF09 // set bank 4 pwr dn fallback mode to standby
1D_0100001_1211 // set bank 4 Wait times WTBSLEEP,WTPAGE,WTREAD
1D_0140000_FF09 // set bank 5 pwr dn fallback mode to standby
1D_0140001_1211 // set bank 5 Wait times WTBSLEEP,WTPAGE,WTREAD
1D_0180000_FF09 // set bank 6 pwr dn fallback mode to standby
1D_0180001_1211 // set bank 6 Wait times WTBSLEEP,WTPAGE,WTREAD
1D_01C0000_FF09 // set bank 7 pwr dn fallback mode to standby
1D_01C0001_1211 // set bank 7 Wait times WTBSLEEP,WTPAGE,WTREAD
1D_00F000_0018 // set pump MAC1 Register for Pump WTBSLEEP
1D_00F002_FFFF // set PAGP to max
1D_00F001_00C1 // set pump pwr dn fallback mode to standby

3.3.2 Power Up Behavior

During the power up sequence, the flash pump module will hold a “SAFE” signal in a low state. This signal will indicate to all the flash banks that it is not yet safe to power up. This feature can be used to inhibit the SM28VLT32 from consuming standby current if it is not needed at power up. The SAFE signal cannot propagate to the flash bank unless there is a FCLK, and reset is de-asserted. If it is desired to keep the device from consuming current prior to changing to the current fallback mode, the device can simply be held in reset, or inhibit the clock after power-up. Note that after device is operational after powerup, re-asserting reset or inhibiting clocks will not cause SAFE signal to be de-asserted and lower power consumption. This condition can only be achieved after power up.

3.3.3 Implications of Using Power Saving Features

Using the low power features of the SM28VLT32 introduces some additional burden to the host to make sure that the device is operating as expected. Both writing to the array and reading from a sleeping bank will be impacted.
3.3.4 Write Protocol Implications

Writing to the arrays is not significantly impacted from a protocol standpoint. If a bank/pump is sleeping and a program command is initiated, the SM28VLT will automatically begin the wake up process and complete programming without further need for host to be involved. The process will take longer, as the device will be busy during the wake and actual programming process. The polling of quick status can occur exactly the same as if the device was not sleeping. The only real impact is that it will take longer to complete the write.

3.3.5 Read Protocol Implications

Reading from the array when the array is in a lower power mode is impossible. The read command returns the result in the same command. The action is not queued up as in a write. The flash pump and/or the bank being accessed cannot wake up and process this within the time for a read command. In this case, the read error will be set and the actual data that is returned from the read command needs to be discarded.

There are two ways this can be handled. If the host is capable of accessing the array fast enough to be within the active grace period, then the read error can be ascertained and immediately re-issue the same read. The bank and pump will be awake at this time, and the read will complete as expected. However, if the host is not quick enough to evaluate the read error and re-issue the read command before the active grace period expires then the device will be back to sleep before command is processed properly. The active grace period can be set to a max value of 256 for a bank. This will represent 256 fclks. At 12MHz, this is 21.3µs.

If the host cannot handle this case, or if it cannot handle it under all cases, it would be recommended to place the bank being accessed to active mode prior to the read operation. This is accomplished by setting the bank fallback mode to active. As the read process completes, or if address transitions to a new bank, the old bank can be put back to fallback mode of sleep while the new bank is set to active fallback.
**IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Audio</td>
<td>Automotive and Transportation</td>
</tr>
<tr>
<td>Amplifiers</td>
<td>Communications and Telecom</td>
</tr>
<tr>
<td>Data Converters</td>
<td>Computers and Peripherals</td>
</tr>
<tr>
<td>DLP® Products</td>
<td>Consumer Electronics</td>
</tr>
<tr>
<td>DSP</td>
<td>Energy and Lighting</td>
</tr>
<tr>
<td>Clocks and Timers</td>
<td>Industrial</td>
</tr>
<tr>
<td>Interface</td>
<td>Medical</td>
</tr>
<tr>
<td>Logic</td>
<td>Security</td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Space, Avionics and Defense</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Video and Imaging</td>
</tr>
<tr>
<td>RFID</td>
<td></td>
</tr>
<tr>
<td>OMAP Applications Processors</td>
<td>TI E2E Community</td>
</tr>
<tr>
<td>Wireless Connectivity</td>
<td></td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated