ABSTRACT

The TL494 is one of the earliest pulse-width-modulation (PWM) controllers used in switched mode power supplies. It incorporates all the functions required in the construction of a PWM control circuit on a single chip. Designed primarily for power-supply control, this device offers the flexibility to tailor the power-supply control circuitry to a specific application. This application report discusses building a multiple-output low-cost isolated flyback converter with the TL494. Component selection and magnetics design is also shown. Before current mode control was successfully implemented, the TL494 PWM mode ensured low EMI and noise operation due to its trailing edge modulation technique. The power supply is designed for +5-, +15-, and +15-V outputs. It is self-contained with overcurrent and overvoltage protections, and the PI controller is designed to limit the highest power output. Each stage of the flyback converter design and component selection is explained. A MathCAD file is available along with this document, which helps in design calculation.
1 Specifications

1.1 User Specifications

- Nominal input voltage $V_{in,\text{nom}} = 325$ V
- Minimum input voltage $V_{in,\text{min}} = 260$ V
- Maximum input voltage $V_{in,\text{max}} = 390$ V
- Tolerance % = 20
- Output ripple voltage = 50 mV
- Output voltages $V_O = +15$ V, +15 V, +5 V
- Maximum load current $I_o = 0.5$ A, 0.5 A, 3 A
- Minimum load current $I_{omin} = 0.1$ A, 0.1 A, 0.3 A
- Maximum output power $P_o = 30$ W

1.2 Designer Specifications

Switching frequency $f_{SW} = 40$ kHz

1.3 Switch Specifications

Switch specifications are known to start the flyback magnetics design switch selected is the 2SK2605 N-Channel enhancement type MOSFET 2SK2605 specifications:

- $V_{DS,\text{max}} = 800$ V
- $I_{DS,\text{max}} = 5$ A
- $t_r = 40$ ns
- $t_f = 40$ ns
- $R_{ds \text{ on}} = 1.9$ Ω
- $Q_{g \text{ total}} = 34$ nC
- $V_{GS} = 10$ V
2 Transformer Design

Detailed calculations are shown in the MathCAD file and summarized in the following:

**Step 1**: Calculate turns ratio $1:n$.

Considering a safety margin of 8%:

$$V_{\text{in max}} + \frac{V_{O} + V_{d}}{n} < V_{DS\text{-max}} - \frac{8}{100} V_{DS\text{-max}}$$  

(1)

**Step 2**: Calculate maximum duty ratio $D_{\text{max}}$.

Considering the equivalent primary referred buck-boost circuit:

$$D_{\text{max}} = \frac{\left( \frac{V_{O} + V_{d}}{n} \right)}{\left( \frac{V_{O} + V_{d}}{n} \right) + V_{\text{in min}}}$$  

(2)

A more accurate estimate for $D_{\text{max}}$ is calculated by considering a theoretical efficiency estimate of 70% as:

$$D_{\text{max}} = \frac{l_{\text{in max}}}{l_{\text{in max}} + n \times l_{0_{\text{max}}}}$$  

(3)

**Step 3**: Calculate inductor ripple current rating.

Average inductor current in input referred buck-boost circuit is given by Equation 4.

$$I_{\text{Ldc}} = \frac{n \times I_{0_{\text{max}}}}{1 - D_{\text{max}}}$$  

(4)

This gives $\Delta i = r \times I_{\text{Ldc}}$, where $r$ is the ripple factor, = 0.4 to 1.

**Step 3a**: CCM check at $I_{\text{omin}}$ (if:

$$I_{\text{omin}} \geq \frac{\Delta i}{2}, \text{ then CCM ensured}$$

**Step 3b**: Flyback choke design

Inductance value in primary referred circuit:

$$L_{p} = \frac{V_{\text{in min}} \times D_{\text{max}}}{\Delta i \times f_{s}}$$  

(5)

Peak inductor current:

$$I_{PK} = I_{\text{Ldc}} + \frac{\Delta i}{2}$$  

(6)

Core specifications: EE-42/21/15 core

- $A_{c} = 1.82 \times 10^{-4} \text{ m}^2$
- $A_{w} = 2.56 \times 10^{-4} \text{ m}^2$
- $l_{m} = 9.75 \times 10^{-2} \text{ m}$
- $A_{p} = 4.6592 \times 10^{-8} \text{ m}^4$
- $u_{r} = 2000$
- $B_{m} = 0.25 \text{ T}$

Air gap: Select air gap thickness $l_{g}$ as per selected core. To store energy, the transformer core needs an air gap. This is the main difference in transformer design for a flyback versus a transformer design for forward converter types.

$$\wedge = \frac{u_{0} \times u_{r} \times A_{c}}{l_{m} + u_{r} \times l_{g}}$$  

(7)
Number of primary and secondary turns:

Equation 8 shows the number of primary turns.

\[ N_p = \sqrt{\frac{L_p}{\Delta}} \]  

Equation 9 shows the number of secondary turns.

\[ N_s = n \times N_p \]  

Check for the possibility of core saturation. \( B < B_{m} \) ensures that the core will not saturate.

\[ B = \frac{L_m \times I_{PK}}{N_p \times A_c} \]  

3 Wire Gauge Selection

3.1 Primary RMS Current

Equation 11 shows the equation for primary RMS current.

\[ I_{p\_rms} = \sqrt{3 \times L_{dc}^2 + \left( \frac{\Delta i}{2} \right)^2} \times \frac{D_{max}}{3} \]  

Required wire cross sectional area:

\[ a_{pri} = \frac{I_{p\_rms}}{J} \]  

Choice of wire: SWG22

3.2 Secondary RMS Current

Equation 13 shows the equation for secondary RMS current.

\[ I_{s\_rms} = \frac{I_{0\_max}}{\sqrt{1 - D_{max}}} \]  

Required wire cross sectional area:

\[ a_{sec} = \frac{I_{s\_rms}}{J} \]  

Choice of wire: SWG 30 / 28
4 Window Area Check

Choose a window utilization factor of $K_w = 0.3$.

Thus, the available window area is $A_w \times K_w = 0.0000768 \text{ m}^2$.

We need an area of $N_p \times a_{pri} + N_s \times a_{sec}$.

Thus $N_p \times a_{pri} + N_s \times a_{sec} < A_w \times K_w$.

Calculate the transformer magnetic details from the previously submitted MATLAB design file for EE4215 core.

To summarize:
- $N_P = 62T$ (split primary is used, 31T in one layer of 28 SWG wire gauge)
- $N_{S1} (5 \text{ V}) = 5T$ (22 SWG wire gauge)
- $N_{S2} (15 \text{ V}) = 17T$ (30 SWG wire gauge)
- $N_{S3} (15 \text{ V}) = 17T$ (30 SWG wire gauge)
- $N_{Bias} (12 \text{ V}) = 12T$ (30 SWG wire gauge)
- $L_P = 370 \mu\text{H}$ (leakage of $< 5 \mu\text{H}$)

Discontinuous mode of operation is chosen. Thus, the ripple factor $K_{RF} = 1$.

$$K_{RP} = \Delta I / I_{avg}$$
$$K_{RP} = 1 \text{ (DCM)}$$
$$K_{RP} < 1 \text{ (CCM)}$$

Discontinuous mode of operation is chosen. Thus, the ripple factor $K_{RF} = 1$.

$$K_{RP} = \Delta I / I_{avg}$$
$$K_{RP} = 1 \text{ (DCM)}$$
$$K_{RP} < 1 \text{ (CCM)}$$

Figure 1. Inductor Current Ripple Factor
5 Snubber Design

By practical measurement, the leakage inductance for the flyback choke was found to be $L_{lk} = 10 \mu H$. The power dissipated in the snubber circuit is given by:

$$P_s = \frac{1}{2} \times V_s \times I_{PK} \times t_s \times f_s$$

(15)

where

$$t_s = \frac{L_{lk} \times I_{PK}}{\frac{V_s}{n} - \frac{V_o}{n}}$$

(16)

Figure 2 reveals a knee. The closer $V_s$ is to $V_o / n$, the greater the power dissipation.

Figure 2. $P_s$ vs $V_s$

$V_s$ is constrained to be less than: $V_{DS_{max}} - V_{in_{max}} = 110$ V.

Thus, select $V_s \approx 100$ V.

Time to reset leakage inductance:

$$t_s = \frac{L_{lk} \times I_{PK}}{\frac{V_s}{n} - \frac{V_o}{n}} = 9.33661 \times 10^{-7} \text{ s}$$

(17)

Snubber resistance:

$$R_s = \frac{P_s^2}{V_s} = 15159.64612 \Omega$$

(18)
Snubber capacitance:
Allow a voltage ripple: \( \Delta V_S = 8\% \) of \( V_S = 8.3 \) V

Thus, \( C_s = \frac{V_S}{R_s \times f_s \times \Delta V_s} = 20.6139 \) nF

6 Output Capacitor Design

In the primary side referred buck-boost converter circuit, \( C_O \) reflects as \( C_{op} = n^2 \times C_O \). An output ripple of \( \Delta V_O = 50 \) mV is equivalent to an input referred ripple of:

\[
\Delta V_{op} = \frac{\Delta V_O}{n} = 0.2219 \text{ V}
\]

This gives:

\[
C_{op} = \frac{n \times I_o \times D_{max}}{\Delta V_{op} \times f_s} = 6.7945 \times 10^{-6} \text{ F}
\]

Output capacitors are designed as per the previously submitted MATLAB file.

To summarize:

- 5-V output capacitors: 1000 µF (x3)
- 15-V output capacitors: 100 µF (x2)
- 15-V output capacitors: 100 µF (x2)
- 12-V bias output capacitors: 22 µF (x1)

7 Soft Start Circuit

A soft start circuit is provided to reduce stress on switching transistors at startup.
Compensator Design

Open loop plant transfer function:

Effective inductance value in output LC filter:

\[ L_e = \frac{L_p}{(1 - D_{\text{max}})^2} = 0.02637 \text{ H} \]  

(20)

This gives double pole location at:

\[ f_p = \frac{1}{2\pi \sqrt{L_e \times C_o}} = 132.9 \text{ Hz} \]  

(21)

Right half-plane zero location:

\[ f_{z_{\text{RHP}}} = \frac{1}{2\pi \sqrt{L_e \times n^2 \times D_{\text{max}}}} = 6659.9 \text{ Hz} \]  

(22)

ESR zero location:

\[ f_{z_{\text{ESR}}} = \frac{1}{2\pi \times \text{ESR} \times C_o} = 2973.1 \text{ Hz} \]  

(23)

\[ G = \frac{V_{\text{in}} \times n}{V_{\text{ramp}} \times (1 - D)^2} = 54.66 \]  

(24)

Plant transfer function:

\[ P(s) = G \left( \frac{1 - \frac{s}{w_{\text{ESR}}}}{1 - \frac{s}{w_{\text{RHP}}}} \right) \left( 1 + \frac{s}{w_{\text{ESR}}} \right) \]  

(25)

Thus, compensator should add a 0 at \( f_p \). Also, the user must limit the BW of the system with an open-loop crossover of:

\[ f_{\text{cross}} = \frac{f_{z_{\text{RHP}}}}{8} \approx 800 \text{ Hz} \]  

(26)

This is one of the major drawbacks of voltage mode control wherein the transient response of the system is poor for load and line transients.

The open loop bode plot is shown in Figure 3.
The compensator circuit is shown in Figure 4:

The compensator zero is positioned to cancel one of the double poles at $f_p$. 

Figure 3. Open Loop Bode

Figure 4. Compensator Circuit
Thus:
\[ f_c = \frac{1}{2\pi R_{f1} C_f} = 132.9 \, \text{Hz} \quad (27) \]

\[ R_{f1} = 50 \, \text{k}\Omega \quad \text{and} \quad R_{f2} = 10 \, \text{k}\Omega \]
in order to get 2.5 V from 15 V at the reference pin of TL431.
This gives 2.5 V at the reference pin of TL431.
This gives \( C_f = 24.11 \, \text{nF} \).
\[ R_1 = 4 \, \text{k}\Omega \]
is selected by taking into consideration the minimum bias current of TL431 and maximum forward diode current of MCT2E.
To achieve an open loop crossover frequency of \( f_{\text{cross}} = 800 \, \text{Hz} \), compensator gain is required to be equal to \( \frac{1}{A_0} \), where \( A_0 = 1.7782 \) at 800 Hz from the previous plot.
Thus, Equation 28 gives \( R_2 \approx 4 \, \text{k}\Omega \) considering a CTR = 0.6 for the MCT2E.
\[ \text{CTR} \frac{R_2}{R_1} = \frac{1}{A_0} \quad (28) \]

---

**Figure 5.**

Open-Loop Bode Plot

- Gain Margin (GM): 13.4 dB
- Frequency: 13.5 Hz
- Phase Margin (PM): 11.3°
- Frequency: 728 Hz

---

Copyright © 2014, Texas Instruments Incorporated
9 Gate Drive

The PNP in drive circuit ensures primary MOSFET gate charge is removed for fast turn-off.

Calculation of resistance in MOSFET drive:

The total gate charge requirement = 63 nC.

The turn-on time should be at most 2% of total on-time duration.

Thus:

$$t = \frac{1}{100} \times D_{\text{min}} \approx 100 \text{ ns}$$

$$(29)$$

$t_{d(\text{ON})} + t_r = 56 \text{ ns}$ is the maximum turn on time limit.

$\frac{1}{2} I_{\text{M}} t = Q_g$ provides the value of $I_M = 1.26 \text{ A}$.

2N3019 can source a maximum current of 1 A. Thus, connect a 20-$\Omega$ resistor in series with the MOSFET gate to satisfy the fast turn-on requirement.

10 Current Limit

A basic current limit circuit is provided to switch off the MOSFET if current exceeds $I_{\text{CLIM}}$, thus protecting the switch from damage. It consists of an operational-amplifier comparator driving a NPN to turn off the gate drive when current limit exceeds the set threshold.
12 Test Results

Switch Voltage Waveform: The MOSEFT $V_{DS}$ waveform is shown in Figure 6. Frequency was measured to be about 40 kHz and a duty cycle of 0.18.

![Figure 6](image_url)

The simulated waveform is shown in Figure 7.

![Figure 7](image_url)
12.1 Snubber Action

The actual $V_{DS}$ waveform’s leading edge is seen in Figure 8. The snubber clamps this spike to a voltage below $V_{DS_{max}}$, thus preventing damage to the MOSFET.

Figure 8.

A simulation test reveals the possible waveform without the snubber circuit in place (see Figure 9). The leakage inductance, $L_{lk}$, and MOS parasitic capacitance, $C_{DS}$, are found to resonate at a very-high frequency. The peaks are seen to cross $V_{DS_{max}}$, thus possibly damaging the MOSFET.

Figure 9.

With the snubber in place, the user gets the following clean wave shape (see Figure 10).
Figure 10.

The blue curve indicates the ripple voltage across the snubber capacitor in AC coupling mode. It is apparent that the capacitor charges as the initial voltage spike energy is diverted to the snubber circuit. The ripple voltage amplitude was kept at 8% of $V_S = 8.3 \text{ V}$, as stated earlier.
12.2 **Switch Current**

A 0.1-Ω resistor was used in series with the MOSFET. The current is seen to ramp up linearly when the MOSFET turns on.
Figure 12.
12.2.1 First +15-V Load Regulation

Table 1. First +15-V Load Regulation

<table>
<thead>
<tr>
<th>$R_L$ (Ω)</th>
<th>$V_o$ (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>20</td>
<td>15.03</td>
</tr>
<tr>
<td>25</td>
<td>15.03</td>
</tr>
<tr>
<td>33.33</td>
<td>15.03</td>
</tr>
<tr>
<td>50</td>
<td>15.03</td>
</tr>
</tbody>
</table>

Figure 13.
Test Results

12.2.2 Second +15-V Load Regulation

Table 2. Second +15-V Load Regulation

<table>
<thead>
<tr>
<th>$R_L$ (Ω)</th>
<th>$V_o$ (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>20</td>
<td>15.04</td>
</tr>
<tr>
<td>25</td>
<td>15.04</td>
</tr>
<tr>
<td>33.33</td>
<td>15.04</td>
</tr>
<tr>
<td>50</td>
<td>15.04</td>
</tr>
</tbody>
</table>

Figure 14.
12.2.3 5-V Load Regulation

Table 3. 5-V Load Regulation

<table>
<thead>
<tr>
<th>$R_L$ (Ω)</th>
<th>$V_O$ (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>20</td>
<td>5.05</td>
</tr>
<tr>
<td>10</td>
<td>5.04</td>
</tr>
<tr>
<td>5</td>
<td>5.02</td>
</tr>
<tr>
<td>2</td>
<td>5.00</td>
</tr>
</tbody>
</table>

Figure 15.
### 12.2.4 Line Regulation: First +15-V

**Table 4. Line Regulation: First +15-V**

<table>
<thead>
<tr>
<th>$V_{in\ RMS}$ (V)</th>
<th>$V_{O}$ (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>120</td>
<td>14.96</td>
</tr>
<tr>
<td>130</td>
<td>14.984</td>
</tr>
<tr>
<td>140</td>
<td>15.006</td>
</tr>
<tr>
<td>150</td>
<td>15.052</td>
</tr>
<tr>
<td>160</td>
<td>15.06</td>
</tr>
<tr>
<td>170</td>
<td>15.067</td>
</tr>
<tr>
<td>180</td>
<td>15.083</td>
</tr>
<tr>
<td>190</td>
<td>15.089</td>
</tr>
<tr>
<td>200</td>
<td>15.101</td>
</tr>
<tr>
<td>210</td>
<td>15.112</td>
</tr>
<tr>
<td>220</td>
<td>15.136</td>
</tr>
<tr>
<td>230</td>
<td>15.139</td>
</tr>
<tr>
<td>240</td>
<td>15.145</td>
</tr>
<tr>
<td>250</td>
<td>15.149</td>
</tr>
<tr>
<td>260</td>
<td>15.15</td>
</tr>
</tbody>
</table>

**Figure 16.**

---

*Isolated Multiple Output Flyback Converter Design Using TL494*

Copyright © 2014, Texas Instruments Incorporated
12.2.5 Line Regulation: Second +15-V

Table 5. Line Regulation: Second +15-V

<table>
<thead>
<tr>
<th>$V_{in, RMS}$ (V)</th>
<th>$V_o$ (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>120</td>
<td>14.96</td>
</tr>
<tr>
<td>130</td>
<td>14.984</td>
</tr>
<tr>
<td>140</td>
<td>15.006</td>
</tr>
<tr>
<td>150</td>
<td>15.052</td>
</tr>
<tr>
<td>160</td>
<td>15.06</td>
</tr>
<tr>
<td>170</td>
<td>15.067</td>
</tr>
<tr>
<td>180</td>
<td>15.083</td>
</tr>
<tr>
<td>190</td>
<td>15.089</td>
</tr>
<tr>
<td>200</td>
<td>15.101</td>
</tr>
<tr>
<td>210</td>
<td>15.112</td>
</tr>
<tr>
<td>220</td>
<td>15.136</td>
</tr>
<tr>
<td>230</td>
<td>15.139</td>
</tr>
<tr>
<td>240</td>
<td>15.145</td>
</tr>
<tr>
<td>250</td>
<td>15.149</td>
</tr>
<tr>
<td>260</td>
<td>15.15</td>
</tr>
</tbody>
</table>

Figure 17.
### 12.2.6 Line Regulation: +5-V

#### Table 6. Line Regulation: +5-V

<table>
<thead>
<tr>
<th>$V_{in\ rms}$ (V)</th>
<th>$V_o$ (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>120</td>
<td>4.96</td>
</tr>
<tr>
<td>130</td>
<td>4.984</td>
</tr>
<tr>
<td>140</td>
<td>5.006</td>
</tr>
<tr>
<td>150</td>
<td>5.052</td>
</tr>
<tr>
<td>160</td>
<td>5.06</td>
</tr>
<tr>
<td>170</td>
<td>5.067</td>
</tr>
<tr>
<td>180</td>
<td>5.083</td>
</tr>
<tr>
<td>190</td>
<td>5.089</td>
</tr>
<tr>
<td>200</td>
<td>5.101</td>
</tr>
<tr>
<td>210</td>
<td>5.112</td>
</tr>
<tr>
<td>220</td>
<td>5.136</td>
</tr>
<tr>
<td>230</td>
<td>5.139</td>
</tr>
<tr>
<td>240</td>
<td>5.145</td>
</tr>
<tr>
<td>250</td>
<td>5.149</td>
</tr>
<tr>
<td>260</td>
<td>5.15</td>
</tr>
</tbody>
</table>

#### Figure 18.

![Line Regulation Graph](image-url)
13 Conclusion

This user's guide explained the design and selection of components for a multiple output flyback converter. The TL494 device was used for PWM control of this flyback converter. The 30-W three-output flyback converter was realized in a cost-efficient manner using simple components to provide the complete feature set of a standard flyback supply.
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer’s risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Audio</td>
<td><a href="http://www.ti.com/audio">www.ti.com/audio</a></td>
</tr>
<tr>
<td>Amplifiers</td>
<td><a href="http://www.amplifier.ti.com">www.amplifier.ti.com</a></td>
</tr>
<tr>
<td>Data Converters</td>
<td><a href="http://www.dataconverter.ti.com">www.dataconverter.ti.com</a></td>
</tr>
<tr>
<td>DLP® Products</td>
<td><a href="http://www.dlp.com">www.dlp.com</a></td>
</tr>
<tr>
<td>DSP</td>
<td><a href="http://www.dsp.ti.com">www.dsp.ti.com</a></td>
</tr>
<tr>
<td>Clocks and Timers</td>
<td><a href="http://www.ti.com/clocks">www.ti.com/clocks</a></td>
</tr>
<tr>
<td>Interface</td>
<td><a href="http://www.interface.ti.com">www.interface.ti.com</a></td>
</tr>
<tr>
<td>Logic</td>
<td><a href="http://www.logic.ti.com">www.logic.ti.com</a></td>
</tr>
<tr>
<td>Power Mgmt</td>
<td><a href="http://www.power.ti.com">www.power.ti.com</a></td>
</tr>
<tr>
<td>Microcontrollers</td>
<td><a href="http://www.microcontroller.ti.com">www.microcontroller.ti.com</a></td>
</tr>
<tr>
<td>RFID</td>
<td><a href="http://www.ti-rfid.com">www.ti-rfid.com</a></td>
</tr>
<tr>
<td>OMAP Applications Processors</td>
<td><a href="http://www.ti.com/omap">www.ti.com/omap</a></td>
</tr>
<tr>
<td>Wireless Connectivity</td>
<td><a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a></td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2014, Texas Instruments Incorporated