Reduced Size, Double-Sided Layout for High-Current DC/DC Converters

Jim Perkins, Matthias Ulmann

Monolithic Converter Products

ABSTRACT

The use of a double-sided topology for a space optimized, Clam Shell layout for step-down DC/DC converters has previously been evaluated. The results showed that this technique was successful for small, SOT23 regulators delivering up to 2.5-A output current. Using both sides of the PCB gives a space-efficient solution with no disadvantage in electrical or thermal performance. In this application report, this technique is investigated to see if it can be successfully employed for higher output current regulators such as the TPS56C215 device.

Contents

1 Critical Steps in DC/DC Layout ........................................................................................................ 2
2 Double-Sided Layout ........................................................................................................................ 2
3 Testing the Theory .............................................................................................................................. 3
4 Conclusions ...................................................................................................................................... 9
5 References ....................................................................................................................................... 11

List of Figures

1 Effect of Parasitic Inductances at Different Locations in DC/DC Power Loops .............................. 2
2 TPS56C215RNRR 12 V to 1.2 V at 8 A .............................................................................................. 3
3 Layout 1 - Single Sided .................................................................................................................. 4
4 Layout 2 - Inductor and Output Capacitors (Top), IC and Input Capacitors (Bottom) ................. 4
5 Layout 3 - Inductor, Output and Input Capacitors (Top), IC (Bottom) ........................................... 4
6 Test PCB ......................................................................................................................................... 5
7 Layout 1 - Output Ripple, 2 mV/div, 12 V to 1.2 V at 8 A ............................................................... 5
8 Layout 2 - Output Ripple, 5 mV/div, 12 V to 1.2 V at 8 A ............................................................... 5
9 Layout 3 - Output Ripple, 20 mV/div, 12 V to 2.5 V at 8 A .............................................................. 5
10 Layout 1 - Input Ripple, 100 mV/div, 12 V to 2.5 V at 8 A ............................................................ 6
11 Layout 2 - Input Ripple, 100 mV/div, 12 V to 2.5 V at 8 A ............................................................ 6
12 Layout 3 - Input Ripple, 100 mV/div, 12 V to 2.5 V at 8 A ............................................................ 6
13 Switch Node Waveform, Layout 1 ............................................................................................... 7
14 Switch Node Waveform, Layout 2 ............................................................................................... 7
15 Switch Node Waveform, Layout 3 ............................................................................................... 7
16 Layout 1 - Single Sided, All Components Top Side ...................................................................... 8
17 Layout 2 – Double Sided, Inductor Top Side, IC Bottom Side ...................................................... 8
18 Layout 3 – Double Sided, Inductor Top Side, IC Bottom Side ...................................................... 8
19 Layout 1 - no Critical Vias .............................................................................................................. 9
20 Layout 2 – Critical Vias in Ground Return From Output Capacitors .......................................... 10
21 Layout 3 – Critical Vias on Both Input and Output Capacitor Connections .............................. 10
22 Possible Improved Layout With Vias to Inductor Only ................................................................. 10
1 Critical Steps in DC/DC Layout

A summary of the key layout steps, in order of priority is:

1. Place the input capacitors as close as possible to the IC with wide, short traces to the VIN and PGND pins. Every millimeter makes a difference! Minimize the area of the loop from CIN to VIN and PGND back to CIN.
2. Place the inductor, as close as possible to the SW pin of the device, keeping the switch-node area as small as possible.
3. Place output capacitors from the inductor, returning to the PGND close to the input capacitor. Again, minimize the area of the loop from the SW pin through the inductor to COUT and back to PGND.
4. As before, CIN, COUT and PGND are connected together to form a return path for the switching currents. This should be connected to the system GND at a single point.

For more details on optimization of DC/DC converter layout, see Tim Hegarty’s three-part series on DC/DC layout published in EDN, and Chris Glaser’s paper in the TI Analog Applications Journal.

2 Double-Sided Layout

It is generally a good practice to avoid layer changes and hence vias in the power loops described in the previous steps. This is because vias add parasitic inductance and can lead to ringing and add to EMI. However, the parasitic inductance of vias is more or less critical at different places around the loops, as seen in Figure 1. For example vias directly in series with the inductor should add to the inductance and not cause parasitic issues. This suggests that, with care, the IC and other components might be placed on the opposite side to the PCB to the inductor. With the IC and capacitors directly under the inductor footprint, the total PCB area used by the DC/DC converter circuit is minimized.

Figure 1. Effect of Parasitic Inductances at Different Locations in DC/DC Power Loops
3 Testing the Theory

In order to test the double-sided layout ideas, a board with three versions of an identical electrical circuit was created, with three different layouts. The circuit uses the TPS56C215RNNR 12-A buck regulator in a 3.5 mm × 3.5 mm VQFN package. The application converts from 12 V to 1.2 V at 8 A. Figure 2 illustrates the schematic.

**Figure 2. TPS56C215RNNR 12 V to 1.2 V at 8 A**

- **Input capacitors:**
  - TDK C2012X5R1V226M125AC
  - CAP, CERM, 22 μF, 35 V, ±20%, X5R, 0805
  - Approximately 5 μF at 12 VDC (−80%)
- **Output capacitors:**
  - Murata GRM21BR61A476ME15
  - 47 μF, 10 V, ±20%, X5R, 0805
- **Inductor:**
  - Wurth Elektronik 744323150
  - Shielded Drum Core, 1.5 μH, 12 A, 6.6 mΩ
The three copies of the circuit were laid out on a four-layer PCB, with the internal layers used mainly for ground plane plus some tracking to connectors. The first layout (see Figure 3) uses an entirely single-sided layout and measures 23 mm x 23 mm, with an area of 529 mm². In the second layout (see Figure 4), the regulator IC and input capacitors are moved to the bottom of the board. The second layout measures 23 mm x 13 mm with an area of 299 mm². The third layout (see Figure 5) has the IC only moved to the bottom of the board, with inductor, input capacitors, and output capacitors on the top. This also measures 23 mm x 13 mm with an area of 299 mm². In both the double-sided layouts, the components on each side are directly above and below each other so the area used is the total area looking through the board.
Figure 6 shows the PCB used for testing the layouts.

![Test PCB](image)

**Figure 6. Test PCB**

### 3.1 Results - Output Ripple

Figure 7, Figure 8, and Figure 9 show the output ripple measured directly across the output capacitors using a coaxial lead.\(^{(1)}\)

**Figure 7. Layout 1 - Output Ripple, 2 mV/div, 12 V to 1.2 V at 8 A**

**Figure 8. Layout 2 - Output Ripple, 5 mV/div, 12 V to 1.2 V at 8 A**
Figure 9. Layout 3 - Output Ripple, 20 mV/div, 12 V to 2.5 V at 8 A

Single-sided layout 1 has the best output ripple at only 4 mVpp. For Layout 2, the ripple increases slightly to 11 mVpp. This appears to be due to switching edge pick up. Layout 3 is the worst with > 100 mVpp made up of significant switching edge pick up with associated switch node ringing.

3.2 Results – Input Ripple

Figure 10, Figure 11, and Figure 12 show the input ripple as measured directly across the input capacitors of each circuit using the same coaxial method. The triangular waveform generated as the capacitor filters the input current is the same in each layout at approximately 100 mVpp. The differences between the three layouts are due to pick up of the switching edges. The single-sided layout 1 exhibits moderate switching edge pick up, leading to 234 mVpp ripple. In layout 2, there is less pick up and the ripple is reduced to 147 mVpp. Finally, layout 3 shows the worst ripple at approximately 500 mVpp with very significant pick up of the switching edge and associated ringing.

Figure 10. Layout 1 - Input Ripple, 100 mV/div, 12 V to 2.5 V at 8 A

Figure 11. Layout 2 - Input Ripple, 100 mV/div, 12 V to 2.5 V at 8 A
3.3 Results – Switch Node

The switch node plots for layout 1 and layout 2 show very little or no overshoot and ringing, approximately 400 mV and approximately 1 V, respectively. However, the overshoot in layout 3 is approximately 5 V. Figure 9 and Figure 12 clearly show the results of this ringing coupling to the input and output waveforms.

Figure 12. Layout 3 - Input Ripple, 100 mV/div, 12 V to 2.5 V at 8 A

Figure 13. Switch Node Waveform, Layout 1

Figure 14. Switch Node Waveform, Layout 2

Figure 15. Switch Node Waveform, Layout 3
3.4 Results – Thermal Performance

Thermal images of each circuit were recorded with the converter running at 8-A continuous output, and left for a period of time to come to thermal equilibrium. The top-side plot was recorded from above while the bottom was recorded from below, looking up.

Figure 16. Layout 1 - Single Sided, All Components Top Side

Figure 17. Layout 2 – Double Sided, Inductor Top Side, IC Bottom Side

Figure 18. Layout 3 – Double Sided, Inductor Top Side, IC Bottom Side
The two double-sided layouts run somewhat hotter than the single-sided layout. This is almost certainly due to the hotspot created where the inductor sits directly over the IC. Using $\Psi_{JT}$ junction-to-top characterization parameter of 0.4°C/W, it is estimated that the junction temperature is approximately 1°C higher than the case temperature, and still some way inside the 150°C maximum recommended operating junction temperature. It would be interesting to see the effect of inverting the double-sided layouts to see if convection from the regulator IC reduced the temperature.

4 Conclusions

Table 1 shows a summary of results for this investigation. Clearly an optimized, single-sided layout with all components on the top side gives the best electrical and thermal results. Where space is limited, a double-sided layout with the output capacitors and inductor on one side of the board and the IC and input capacitors on the other could be a good option, especially where the peak to average current ratio is higher, and the total heat generated less.

<table>
<thead>
<tr>
<th>Layout</th>
<th>Area</th>
<th>Output Ripple Peak to Peak</th>
<th>Input Ripple Peak to Peak</th>
<th>Switch Node Overshoot</th>
<th>IC Temperature, Inductor Temperature</th>
</tr>
</thead>
<tbody>
<tr>
<td>Layout 1: Single-sided layout</td>
<td>529 mm²</td>
<td>4 mV</td>
<td>234 mV</td>
<td>0.4 V</td>
<td>115.9°C, 74.6°C</td>
</tr>
<tr>
<td>Layout 2: Inductor and output capacitors on top side IC and input capacitors on bottom</td>
<td>299 mm²</td>
<td>11 mV</td>
<td>147 mV</td>
<td>1.0 V</td>
<td>139.8°C, 93.0°C</td>
</tr>
<tr>
<td>Layout 3: Inductor, output and input capacitors on top side IC on bottom</td>
<td>299 mm²</td>
<td>114 mV</td>
<td>506 mV</td>
<td>5.0 V</td>
<td>135.3°C, 94.8°C</td>
</tr>
</tbody>
</table>

Analyzing these three layouts and the position of the vias compared to Figure 1 gives the further insight into the results achieved. Figure 19 shows no critical vias. Figure 20 shows that the vias in the ground return from the output capacitors are not ideal though not very critical. Figure 21 shows that there are multiple critical vias around both the input and output capacitors on layout 3.
This analysis suggests that a double-sided layout with the inductor on the top side and the IC, input and output capacitors on the bottom might be a better solution as Figure 22 shows.
The parasitic inductances in the power loops are not the only factors to consider. High current, large voltage swings can couple to other parts of the circuit close by and also between layers. As the layouts become smaller and denser, the switch node and inductor connection can be very close to the input or output capacitors (or both), and couple noise across. This may go some way to explain the larger spikes on the input ripple waveform for the single-sided layout 1 compared to the double-sided layout 2. In layout 1, the input voltage track an input capacitors are in close proximity to the switch node and inductor, whereas on layout 2 they are on the opposite side of the board. Again this may suggest that suggests that a double-sided layout with the inductor on the top side and the IC, input and output capacitors on the bottom might be a better solution as Figure 22 shows.

5 References

3. Texas Instruments, *Five steps to a great PCB layout for a step-down converter Application Report*
4. Texas Instruments, *How You Measure Ripple Can Make You or Break You* TI Powerhouse Blog
IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated (‘TI”) technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and all of TI’s products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT. AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include, without limitation, TI’s standard terms for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated