Introduction

The integrity and function of the power stage MOSFETs are crucial in any motor control system. A fault or breakdown of the MOSFETs can cause damage to the motor system. Whether due to improper gate timing, or dV/dt coupling, the damage from the resulting shoot-through condition can be catastrophic to the power stage of the motor since this is a high power handling section of a design.

TI’s Smart Gate Drive technology provides protection against MOSFET failures through the TDRIVE state machine making the system more robust and efficient while driving the external power MOSFETs. The TDRIVE state machine consists of three main protection features including dead time optimization, preventing dV/dt turn ons, and MOSFET monitoring with fault reporting.

Dead Time Optimization

One key function of Smart Gate Drive and the TDRIVE state machine is dead-time optimization. This feature calculates the optimal dead time between the high and low-side of the power MOSFETs during the switching period to prevent an event known as shoot-through. A shoot-through condition occurs when both the high and low side of the MOSFETs are turned on at the same time creating a virtual short to ground incident and potentially damaging the whole system. See Figure 1.

![Figure 1. Shoot-Through Condition](image)

The TDRIVE state machine avoids this condition by monitoring the voltages of the gates (V_{GS}), in both high and low-side MOSFETs, and inserts a handshake mechanism that ensures “break before make” as shown in Figure 2. This internal mechanism provides an optimized dead time to minimize switching losses. Additionally, with SPI enabled devices, there is an option to further adjust the dead time if needed for a specific design.

![Figure 2. Dead Time Insertion](image)

Preventing dV/dt Turn-on

Another challenge when switching power MOSFETs in a motor drive system is reducing voltage transients on the low-side MOSFET due to dV/dt parasitics. When the high-side of the MOSFET is switching, voltage can couple into the low-side through the parasitic capacitance, this is another case of a shoot-through condition which can damage the motor system.

The TDRIVE state machine enables a strong current sink or pulldown on the gate opposite of the slewing MOSFET, I_{PULLDOWN} in Figure 3. This provides a strong discharge path on the low side gate while the high side is switching, removing parasitic charge and reducing the overall induced voltage on the gate without the need of external pulldown resistors.

![Figure 3. Discharge Path](image)
Conclusion

TI’s Smart Gate Drive architecture enables robust motor control systems by providing comprehensive protection features without the need for additional components external to the gate driver. For more detailed information on the benefits of Smart Gate Drive, see the application note “Understanding IDRIVE and TDRIVE in TI Smart Gate Drivers.”

Table 1. Smart Gate Drive Device Recommendations

<table>
<thead>
<tr>
<th>Brushless DC Gate Drivers</th>
<th>Stepper Gate Driver</th>
<th>Brushed DC Gate Drivers</th>
</tr>
</thead>
<tbody>
<tr>
<td>DRV8304, DRV8305, DRV8305-Q1, DRV8306, DRV8320, DRV8320R, DRV8323, DRV8323R, DRV8350, DRV8350R, DRV8353, DRV8353R</td>
<td>DRV8711</td>
<td>DRV8701, DRV8702-Q1, DRV8702D-Q1, DRV8703-Q1, DRV8703D-Q1</td>
</tr>
</tbody>
</table>

Related Documentation

- Understanding IDRIVE and TDRIVE in TI Smart Gate Drivers
- Field Oriented Control (FOC) Made Easy for Brushless DC (BLDC) Motors Using TI Smart Gate Drivers
- Reduce Motor Drive BOM and PCB Area with TI Smart Gate Drive
- Improving EVM performance with TI Smart Gate Drive

V<sub>GS</sub> Monitoring and Fault Reporting

The Smart Gate Drive architecture also provides protection to the MOSFETs by monitoring the gate-to-source voltage as shown in Figure 4. This protection scheme identifies gate faults such as pin-to-pin solder defects, or a condition when the MOSFETs gets stuck high or low.

The V<sub>GS</sub> voltage threshold is checked by the smart gate driver after switching is completed. When the thresholds are not met due to an abnormal event, a gate drive fault (GDF) will be reported from the DRV device. Once the fault is detected, the Smart Gate Drive device will disable the power stage safely in order to protect the system, providing the designer an opportunity to correct and re-enable the system after the fault is identified.

Figure 3. Strong Current Pulldown

Figure 4. V<sub>GS</sub> Monitoring
IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include, without limitation, TI's standard terms for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated