

# How to Do PCB Modeling For a Power Converter

Wang, Gavin; Li, Daniel; Pu, Zhenglin

Feild Applications Engeineers

#### ABSTRACT

PCB modeling is becoming more and more important in IC development. It is critical in the design stage, layout, and EMC design. This application report describes how to obtain the PCB model for a power converter and uses a buck converter as an example.

#### Contents

1	Introduction	1
2	The Basic of PCB Modeling	1
3	Bench Verification	4
4	Conclusion	5
5	References	5

#### List of Figures

		~
1	ANSYS Q3D File for TPS563249EVM	2
2	Critical Nets Shown in a Buck Converter	3
3	Capacitance Matrix	3
4	Inductance Matrix	4
5	Simulation Results	4
6	Equivalent Circuit for PCB Model in Cadence	5

#### List of Tables

## Trademarks

All trademarks are the property of their respective owners.

## 1 Introduction

Nowadays, the parasitic of package and PCB become more and more critical in IC development. It is critical in the design stage and can help with IC simulation. Also, it is useful to judge a better layout to minimize the patristic parameters and achieve a good EMC performance. The calculation for the EVM power loss and thermal analysis needs more accurate PCB modeling. The PCB modeling can be exported to Cadence netlist, which represents the equivalent circuit of the PCB.

## 2 The Basic of PCB Modeling

The basics of a PCB modeling is to build a 3D structure for the layout. Using the TPS563249 EVM as an example, Figure 1 shows the ANSYS Q3D project file for one PCB. For a formal PCB file such as Altium Designer, it can all be set up as a 3D structure using Q3D analysis.





Figure 1. ANSYS Q3D File for TPS563249EVM

There are many critical nets for a buck converter PCB. Taking a D-CAP3 buck converter as an example, the feedback net and switching node net is more likely to be affected by noise. These nets are put at high priority for the PCB modeling and analysis. Figure 2 shows the critical nets which use proper names. The ANSYS allows multiple source pins and only one sink pin to be defined on one net. Figure 2 shows the sink positions are all fixed in IC pins.



www.ti.com



Figure 2. Critical Nets Shown in a Buck Converter

For example, the matrix data in Figure 3 and Figure 4 show the capacitance and inductance between two nets. For inductance, the diagonal element represents the inductance from the source to the sink on the very net. The off-diagonal element represents the mutual inductance between the two nets. In the Capacitance matrix, the off-diagonal elements are the mutual capacitances. The diagonal element represents the total capacitance of the very net including all mutual capacitance from this net to other nets and to the infinity ground.

Profile   Convergence   Matrix   Mesh Statistics								
✓ Conductance Units: mSie		Maxwell Matrix	▼ 10 (MHz)	10 (MHz) 💌 Export 生				
Capacitance Units: pF		▼ Original	<ul> <li>All Freqs</li> </ul>					
Passivity Tolerance	.0001	Check Passivi	ly Equivale	nt Circuit Export				
	BOOTRC	BST	GND	SW	VFB	VIN		
Freq: 10 (MHz)								
BOOTRC	0.00031216, 0.33019	-1.2637E-05, -0.014825	-0.00026945, -0.2782	-1.1748E-05, -0.013729	-1.6612E-07, -0.00070004	7.4658E-09, -0.00030844		
BST	-1.2637E-05, -0.014825	0.00031526, 0.33453	-0.00023974, -0.24501	-5.6803E-06, -0.006426	-3.6216E-06, -0.004728	1.0465E-08, -0.00069486		
GND	-0.00026945, -0.2782	-0.00023974, -0.24501	0.038037, 39.327	-0.0028879, -2.9039	-0.00074399, -0.77223	-0.015009, -14.098		
SW	-1.1748E-05, -0.013729	-5.6803E-06, -0.006426	-0.0028879, -2.9039	0.003039, 3.1223	-2.7066E-08, -0.00088249	-0.00012176, -0.15446		
VFB	-1.6612E-07, -0.00070004	-3.6216E-06, -0.004728	-0.00074399, -0.77223	-2.7066E-08, -0.00088249	0.00082261, 0.87102	-7.494E-08, -0.0018951		
VIN	7.4658E-09, -0.00030844	1.0465E-08, -0.00069486	-0.015009, -14.098	-0.00012176, -0.15446	-7.494E-08, -0.0018951	0.015395, 14.575		

Figure 3. Capacitance Matrix

www.ti.com

#### **Bench Verification**

Profile Convergence Matrix	Mesh Statistics										
Resistance Units:	ohm 💌	Matrix	× 10.04Hz)	- Expert	•						
p residence error	Je	Interes									
✓ Inductance Units:	nH 💌	Original	<ul> <li>All Freqs</li> </ul>								
Passivity Tolerance:	.0001	Check Passivit	y Equivaler	nt Circuit Export							
	BOOTRCBOOTRC_C	BST:BOOT_IC	GND:GND_CIN1	GND:GND_CIN2	GND:GND_CIN3	GND:GND_COUT1	GND:GND_COUT2	GND:GND_PROBE	GND:GND_RFB	GND:GND_VIN_S	GND:GND_VOUT_S
Freq: 10 (MHz)											
BOOTRCBOOTRC_C	0.00083149, 0.69136	0, -0.0121	0, -0.074672	0, -0.11746	0, -0.15257	0, 0.086135	0, 0.089243	0, 0.05196	0, -0.088017	0, -0.24415	0, 0.12873
BST:BOOT_IC	0, -0.0121	0.0013048, 1.2231	0, -0.05906	0, -0.1082	0, -0.12547	0, 0.11278	0, 0.14547	0, -0.01818	0, -0.24689	0, -0.25963	0, 0.20571
GND:GND_CIN1	0, +0.074672	0, -0.05906	0.00042106, 1.5321	0.00031932, 1.5397	0.00028989, 1.5107	0.00022213, 0.53423	0.00022342, 0.56119	0.00017422, 0.043789	0.00029945, 1.3959	0.00025974, 1.6512	0.00022351, 0.42313
GND:GND_CIN2	0, -0.11746	0, -0.1082	0.00031932, 1.5397	0.00042031, 2.1248	0.00033475, 2.1922	0.00023616, 0.57108	0.0002377, 0.59739	0.00018253, 0.04196	0.00032296, 1.7895	0.00028404, 2.4817	0.00023791, 0.37676
GND:GND_CIN3	0, +0.15257	0, -0.12547	0.00028989, 1.5107	0.00033475, 2.1922	0.0004402, 2.9184	0.00024308, 0.64499	0.00024484, 0.68289	0.0001862, 0.034417	0.00031581, 1.9195	0.00030217, 3.3929	0.00024518, 0.39628
GND:GND_COUT1	0, 0.086135	0, 0.11278	0.00022213, 0.53423	0.00023616, 0.57108	0.00024308, 0.64499	0.00044972, 4.5758	0.00034534, 4.757	0.00020246, 0.53965	0.00023806, 0.31974	0.00025207, 0.26489	0.00031026, 5.1168
GND:GND_COUT2	0, 0.089243	0, 0.14547	0.00022342, 0.56119	0.0002377, 0.59739	0.00024484, 0.68289	0.00034534, 4.757	0.00045838, 5.8842	0.00020201, 0.54516	0.00023962, 0.28966	0.00025461, 0.25565	0.00032714, 6.4017
GND:GND_PROBE	0, 0.05196	0, -0.01818	0.00017422, 0.043789	0.00018253, 0.04196	0.0001862, 0.034417	0.00020246, 0.53965	0.00020201, 0.54516	0.00033317, 0.77136	0.00018413, 0.076459	0.00019172, -0.059068	0.000202, 0.65316
GND:GND_RFB	0, -0.088017	0, -0.24689	0.00029945, 1.3959	0.00032296, 1.7895	0.00031581, 1.9195	0.00023806, 0.31974	0.00023962, 0.28966	0.00018413, 0.076459	0.00046708, 2.4574	0.00028705, 2.5167	0.00023987, 0.0016594
GND:GND_VIN_S	00.24415	0, -0.25963	0.00025974, 1.6512	0.00028404, 2.4817	0.00030217, 3.3929	0.00025207, 0.26489	0.00025461, 0.25565	0.00019172, -0.059068	0.00028705, 2.5167	0.00046844, 9.6656	0.00025614, -0.44099
GND:GND_VOUT_S	0, 0.12873	0, 0.20571	0.00022351, 0.42313	0.00023791, 0.37676	0.00024518, 0.39628	0.00031026, 5.1168	0.00032714, 6.4017	0.000202, 0.65316	0.00023987, 0.0016594	0.00025614, -0.44099	0.00039933, 10.153
SW:SW_CBOOT	0, 0.062679	0, -0.40197	0, 0.29657	0, 0.3117	0, 0.27619	0, -0.076746	0, -0.14042	0, 0.058295	0, 0.58079	0, 0.38627	0, -0.19495
SW:SW_INDUCTOR	0, -0.00094063	0, 0.16787	0, -0.10648	0, -0.14225	0, -0.12988	0, 0.62314	0, 0.71072	0, 0.087651	0, -0.34019	0, -0.28384	0, 0.86495
VFB:FB_CFF	0, -0.098318	0, -0.39099	0, 0.070212	0, 0.40843	0, 0.64668	0, -0.38553	0, -0.46629	0, -0.028211	0, 0.75711	0, 1.3782	0, -0.69408
VFB:FB_RFBB	0, -0.054537	0, -0.29895	0, 0.041107	0, 0.25789	0, 0.36911	0, -0.23541	0, -0.28563	0, -0.0065111	0, 0.52526	0, 0.71501	0, -0.41621
VFB:FB_RFBT	0, -0.054208	0, -0.39619	0, 0.00071999	0, 0.25684	0, 0.40668	0, -0.35561	0, -0.43586	0, 0.0046198	0, 0.69769	0, 0.96492	0, -0.62491
VIN:VIN_CIN1	0, +0.034752	0, 0.012551	0, 0.091672	0, 0.1699	0, 0.22427	0, -0.060757	0, +0.062028	0, -0.040176	0, 0.10596	0, 0.33333	0, -0.11442
VIN:VIN_CIN2	0, -0.074749	0, 0.054864	0, 0.11354	0, 0.34363	0, 0.52379	0, -0.020549	0, -0.0060097	0, -0.066577	0, 0.13724	0, 0.7845	0, -0.10245
VIN:VIN_CIN3	0,+0.11202	0, 0.066489	0, 0.14129	0, 0.49476	0, 0.87194	0, -0.068456	0, +0.052605	0, -0.09565	0, 0.23959	0, 1.4501	0, -0.23114
VIN:VIN_S	0, -0.23364	0, 0.1743	0, 0.16006	0, 0.726	0, 1.4909	0, 0.31119	0, 0.45852	0, -0.16033	0, 0.12306	0, 4.0563	0, 0.16212

Figure 4. Inductance Matrix

#### 3 Bench Verification

Taking the TPS563249 EVM as an example, Figure 5 shows the simple parasitic inductance model according to the simulation result for the main power stage if mutual inductance is ignored. It is important for the design stage, especially for a converter whose MOSFET is inside the IC. It is also critical to design a RC snubber circuit to achieve good EMI performance.



Figure 5. Simulation Results

Figure 6 shows the equivalent circuit analyzed from Q3D file. In the design stage, this can be imported into Cadence and helps simulate the high frequency signal and noise.



www.ti.com

Conclusion

21         BTRC_R         cdsParam(2)           21         BTRC_R         cdsParam(2)           cdsParam(3)         22         BT_R           22         BT_R         BTRC_C	
22 BT_R BTRC_C 1	
• 2• BT_IC • • • SW_CBT• • 12	
· · · · · · · · · · · · · · · · · · ·	
	.
• 19 VIN_CIN3 • • • SW_IC • • 24	
18 VIN_CIN2 FB_IC 25	
• • • • • • • • • • • • • • • • • • •	
• - 26 ·VIN_IC • • • • FB_RFBT • 16 -	
23 GND_IC · · · · · · · ·	
GND_CIN1 GND_RFBB 9	
4 GND_CIN2 0 GND_COUT1 6	
· - 5· GND_CIN3 · g GND_COUT2 ·7	

Figure 6. Equivalent Circuit for PCB Model in Cadence

## 4 Conclusion

This application report introduces how to achieve a PCB model including patristic resistance, inductance, and capacitance. A buck converter PCB model is built taking the TPS563249EVM as an example. The equivalent circuit and patristic parameter matrix are analyzed.

## 5 References

- Texas Instruments, How SYNC Logic Affects EMI Performance for Dual-Channel Buck Converters Application Report
- Texas Instruments, How to Extend Buck Regulator to Positive Buck-Boost Configuration Application Report



Revision History

www.ti.com

# **Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (June 2018) to A Revision			
•	Edited application report for clarity.	•••	1

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated