Application Brief How to Load TPS2388x SRAM and Parity Code Over I²C

Texas Instruments

Penny Xu

The TPS2388x is an 8-channel power sourcing equipment (PSE) controller engineered to insert power onto Ethernet cables in accordance with the IEEE 802.3bt standard. Programmable SRAM enables the in-field firmware upgradability over I²C. This provides maximum interoperability with the latest PoE enabled devices.

Before sending commands to the TPS2388x, the first thing after power up is to load the SRAM and Parity code. Table 1 provides the steps to load the code.

If there is more than one TPS2388x device in the system, use a global I²C write to load the SRAM and parity code to multiple devices through the global I²C address 0x7F.

Power over Ethernet (PoE) Products

Delay the SRAM and parity programming at least *50 ms* from the initial power on (VPWR and VDD above UVLO) of the device to allow for the device to complete the internal hardware initialization process.

The following procedure applies for either 8-bit (configuration A) or 16-bit (configuration B) I^2C operation. The SRAM and parity programming control must be completed at the lower I^2C address (Channels 1-4). Configuring SRAM control registers for the upper I^2C device address (Channels 5-8) does not program the SRAM or parity.

Access the latest version of the TPS2388x firmware from the *TI mySecure Software* web page.

	Command	Register	Data	Comments	If Parity Disabled		
Step 1	Write	0x60	0x01	Reset the memory address pointer			
Step 2	Write	0x62	0x00	Set start address LSB			
Step 3	Write	0x63	0x80	Set start address MSB			
Step 4	Write	0x60	0xC4	Reset CPU and enable Parity Write	Skip		
Step 5	Write	0x1D	0xBC	Preparing for RAM download	Skip		
Step 6	Write	0xD7	0x02				
Step 7	Write	0x91	0x00				
Step 8	Write	0x90	0x00				
Step 9	Write	0xD7	0x00				
Step 10	Write	0x1D	0x00				
Step 11	Write	0x61	xx,xx,xx,	Load Parity data	Skip		
After all data is written:							
Step 12	Write	0x60	0xC5	Keep CPU in reset and reset memory pointer	Skip		
Step 13	Write	0x62	0x00	Reset LSB of start address	Skip		
Step 14	Write	0x63	0x80	Reset MSB of start address	Skip		
Step 15	Write	0x60	0xC0	Keep CPU in reset and enable SRAM I ² C write			
Step 16	Write	0x1D	0xBC	Preparing for RAM download	Skip if already run as part of Steps 5-10		
Step 17	Write	0xD7	0x02				
Step 18	Write	0x91	0x00				
Step 19	Write	0x90	0x00				
Step 20	Write	0xD7	0x00				
Step 21	Write	0x1D	0x00				
Step 22	Write	0x61	xx,xx,xx,	Load SRAM data			
Step 23	Write	0x60	0x18	Clears CPU reset and enables SRAM and Parity	Write '0x08' instead		

Table 1. SRAM and Parity Programming Steps During Power Up

1



Table 1. SRAM and Parity Programming Steps During Power Up (continued)

	Command	Register	Data	Comments	If Parity Disabled
Step 24	Delay for app				
Step 25	Read	0x41		Check firmware version	

Here are the instructions to reload the SRAM and parity code when the device is in safe mode.

	Command	Deviator	Dete	Commente	If Devity Dischlad	
	Command	Register	Data	Comments	If Parity Disabled	
Step 1	Write	0x60	0x01	Reset the memory address pointer		
Step 2	Write	0x62	0x00	Set start address LSB		
Step 3	Write	0x63	0x80	Set start address MSB		
Step 4	Write	0x60	0x84	Enable Parity write	Skip	
Step 5	Write	0x1D	0xBC	- - Preparing for RAM download	Skip	
Step 6	Write	0xD7	0x02			
Step 7	Write	0x91	0x00			
Step 8	Write	0x90	0x00			
Ste 9	Write	0xD7	0x00			
Step 10	Write	0x1D	0x00			
Step 11	Write	0x61	xx,xx,xx,	Load Parity data	Skip	
After all data	a is written:					
Step 12	Write	0x60	0x85	Reset memory pointer	Skip	
Step 13	Write	0x62	0x00	Reset LSB of start address	Skip	
Step 14	Write	0x63	0x80	Reset MSB of start address	Skip	
Step 15	Write	0x60	0x80	Enable SRAM I ² C write		
Step 16	Write	0x1D	0xBC	- Preparing for RAM download	Skip if already run as part of Steps 5-10	
Step 17	Write	0xD7	0x02			
Step 18	Write	0x91	0x00			
Step 19	Write	0x90	0x00			
Step 20	Write	0xD7	0x00			
Step 21	Write	0x1D	0x00			
Step 22	Write	0x61	XX, XX, XX,	Load SRAM data		
Step 23	Write	0x60	0x18	Enables SRAM and Parity	Write '0x08' instead	
Step 24	Delay for approximately 12 ms					
Step 25	Read	0x41		Check firmware version		

Table 2. SRAM and Parity Programming In Safe Mode

Related Documentation

- Texas Instruments, TPS23880 Type-4 4-Pair 8-Channel PoE 2 PSE Controller with Programmable SRAM Data Sheet
- Texas Instruments, TPS23880EVM: PoE, PSE, TPS23880 Evaluation Module User's Guide
- Texas Instruments, TPS23880 Product Folder
- Texas Instruments, TPS23881 Type-4 4-Pair 8-Channel PoE 2 PSE Controller with SRAM and 200 mΩ R_{SENSE} Data Sheet
- Texas Instruments, TPS23881EVM: PoE, PSE, TPS23881 Evaluation Module User's Guide
- Texas Instruments, *TPS23881 Product Folder*
- Texas Instruments, TPS23882 Type-3 2-Pair 8-Channel PoE PSE Controller with SRAM and 200 mΩ R_{SENSE} Data Sheet
- Texas Instruments, TPS23882EVM: PoE, PSE, TPS23882 Evaluation Module User's Guide
- Texas Instruments, TPS23882 Product Folder

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated