Advanced High-Side Switch With Dynamic Current Limit for IO-Link Master

Introduction

High side switches are often used in industrial systems to drive different kind of loads. Depending on the load there are different requirements for the switch. A capacitive load behaves different than an inductive or resistive load. A special challenge for high side switches is a capacitive load at high output currents or the L+ line of an IO-Link master port. During switching, a high-power dissipation is a challenge for the device. This can be overcome by changing the drive current dynamically.

Implementation

In this application a TPS26600 eFuse is used to implement a high side switch with advanced features and monitoring options.

This eFuse already has an integrated FET, as well as configurable OVP and UVLO. Moreover it has an adjustable current limit, shutdown control as well as current sense and a fault output. It also includes an input reverse polarity protection (IRPP) and reverse current blocking (RCB).

To realize a dynamic current limit it is necessary to change the current limit resistor during operation. A low current will prevent the device from running into thermal shutdown when starting to charge a large capacitive load as it might be found in some actuators or IO-Link devices.

After a certain time when the inrush phase is completed, it switches to a higher current limit of e.g. 2 A.

Figure 1. Schematic of eFuse With Current Control

This increase in current after an inrush time can be implemented by changing the current set resistor after turn on. The control signal (going to the SHDN pin) is used for generating a delay and changing the current set resistor. In Figure 1 the schematic of this implementation is shown. The delay is generated by an RC delay followed by a comparator to have an accurate switching point. It is driving a transistor, that switches a resistor in parallel to the fixed current set transistor. When designing such a circuit keep in mind that an RC delay is not a very accurate way for generating timings, as capacitors in that range are often within a 20% tolerance. Also the high and low level of the enable signal will influence the time.

The comparator used here has an internal reference of 0.4 V and is therefore very convenient for this application. The timing is set by R4 and C4, it can be estimated as: \( t = \frac{(0.4 \, V \times 10 \, \mu F)}{(3.3 \, V / 68.1 \, k\Omega)} = 83 \, ms \).

The current is set with R7 at the beginning as \( I = \frac{12000}{30 \, k\Omega} = 0.4 \, A \). After 83 ms with R5 and R7 (parallel resistance is 5.55 k\Ω) to \( I = \frac{12000}{5.55 \, k\Omega} = 2.16A \).

Test Results

For testing this circuit, a resistive load of 12 \Ω is connect to the output and the current is monitored at the IMON pin during switching on. Figure 2 shows the waveforms. The current sense is shown on channel three (magenta). Channel one (yellow) shows the enable signal. As soon as the enable goes high, a limited current of 0.4 A is going into the load.

After 80 ms, the out signal of the comparator goes high (channel two, blue) switching the current limit to 2.1 A.

Figure 2. eFuse With Resistive Load
A resistive load is usually not a problem, as the voltage follows the current immediately and the power dissipation in the switch is not very high. More interesting is a capacitive load. During the turn on, the capacitor has to be charged from zero, resulting in a very high current and low output voltage at the beginning. This results in a very high power dissipation (24 V * 2 A = 48 W) for a short time. Even though the time is short, this will trigger an over temperature limit and the starting will either fail or restart until the capacitor is fully charged.

In such a case, starting with a low current will improve this and prevent triggering the temperature limit. Starting with a limit of 0.4 A is less than 10 W of dissipation, which is much better to handle. In Figure 3 this case is shown. The capacitive load (with parallel resistance) is precharged during the first 80 ms with a lower current (and therefore lower power dissipation). After 80 ms the current limit is switched to 2 A. The capacitor is not yet fully charged, but not at zero anymore. So with a short current pulse the high side switch does not have to handle the voltage drop of 24 V anymore and not the 48 W of pulse power.

A third test is done with a resistor of 1 Ω at the output as required by the IO-Link test specification. Figure 4 shows the scope plot. This shows the eFuse is able to limit the current to 0.4 A for at least 80 ms. But after switching to 2 A, it can handle this for only a few milliseconds. Here the power dissipation is too high, causing the device to overheat internally and shut off. However this behavior fulfills the requirements for an IO-Link master port.

### Table 1. Alternative Device Recommendations

<table>
<thead>
<tr>
<th>Device</th>
<th>Optimized Parameters</th>
<th>Performance Trade-Off</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS26620</td>
<td>Same device with lower 800 mA current</td>
<td></td>
</tr>
<tr>
<td>TPS26630</td>
<td>Same device with higher 6 A current</td>
<td></td>
</tr>
</tbody>
</table>

### References

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated