14-bit, 125-MSPS ADS5500 evaluation

By Hui-Qing Liu (Email: liu_hui-qing@ti.com)
Applications Engineer, High-Speed ADC

Introduction
The ADS5500 is a high-speed, pipeline, CMOS ADC with 14-bit resolution and a 125-MSPS sampling rate. In March 2004 Texas Instruments (TI) introduced the device, which is the first ADC in the world market with such high sampling speed and high resolution. The ADS5500 is suitable for applications such as wireless communication, test and measurement instrumentation, control systems, medical imaging, and high-speed digitization.

The ADS5500 consists of an input sample-and-hold stage; a 14-bit, pipeline ADC core; an internal voltage reference; a clocking circuit; digital error correction; a digital output driver; and a single 3.3-V voltage supply. The leading features and advantages of the ADS5500 are a wide signal input bandwidth of 750 MHz, a large dynamic differential input-signal range of 2.3 V peak-to-peak, a high signal-to-noise ratio (SNR) and spurious-free dynamic range (SFDR) at wide frequency range, a good SNR of up to 74 dBFS with low signal amplitude for receiver applications, and very low power dissipation (780 mW) at normal operation with a large load. For example, with a 125-MSPS sampling rate, a –1-dBFS signal amplitude, and an input frequency of 190 MHz with proper input configuration, the ADS5500 has a typical SNR of about 70 dB and an SFDR above 82 dB. With the same sampling frequency, the same input frequency, and a –15-dBFS input signal amplitude, the ADS5500 has an SNR of 74 dBFS and an SFDR of 83 dBFS.

Since the ADS5500 has such high performance, it has a wide application; however, because of its high speed and high resolution, the device is sometimes challenging to evaluate. For this reason, this article introduces an ADS5500 evaluation system that includes the test equipment, system configuration, test circuit, basic high-speed ADC test concept, and test data.

The ADS5500 test system
One of the ADS5500 bench test systems used for dynamic performance evaluation is shown in Figure 1. It basically consists of a signal source (HP8644), a clock source (HP8644), a digital logic analyzer (TLA714), a data generator (DG2020), bandpass filters (BPFs), a test board, and a fast Fourier transform (FFT) program. The signal source generates a pure tone signal with the amplitude and frequency necessary to test the ADS5500. The clock source generates a sine wave to trigger an external clock circuit of the ADS5500, which can be a transformer or PECL driver to produce an ideal sampling clock. The data generator is used to generate serial data for the control register. The Tektronix digital logic analyzer (TLA) is used to capture the data from the ADS5500 and analyze it with the FFT. If
no such instrumentation is available, a FIFO or an FPGA board with a PC can be used as a TLA or data generator.

Some important specifications of the instrumentation in this system are signal frequency bandwidth, signal power, source impedance, noise, harmonics, jitter, phase lock function, and the ADS5500 digital load. The low input capacitance of devices such as the digital buffer, digital data capture board, or logic analyzer is important. The logic analyzer shown in Figure 1 has a 2-pF input capacitance. The maximum digital output load of the ADS5500 is 12 pF; a larger load will affect the ADS5500 evaluation. The timing between the data capture clock and the ADC output data can affect the test result if an external capture clock is used, so the timing must meet the data sheet specification. Data must be captured during the data-valid time. Using the ADS5500 output clock to capture ADS5500 data is strongly recommended, since the output clock is synchronized with the output data. There is a delay variation between the input clock and the output clock across devices and temperature as well as supply voltage; therefore, using the input clock for output data capture is less preferred and is not recommended, particularly at high speeds.

On the analog side of the ADS5500, all the signal and clock generators shown in Figure 1 have phase lock function, low-noise mode (Mode 3), 50-Ω source impedance, and 20-dBm source power. To avoid energy reflection on the signal transmission path, the equivalent input impedance of the ADC, including the external input circuit, should match the source impedance. This is shown in Figure 2, a configuration similar to one shown in Reference 2. At very high input frequency with certain test conditions, the source may not have enough power for the ADC due to the attenuation from the BPF and input circuit. In this case a wideband amplifier (for example, the THS900x or ZHL-6A) with a certain gain and a 50-Ω input/output impedance is needed to provide sufficient power to the ADS5500. Properly reducing R1 and R2 and increasing R\textsubscript{T1} and R\textsubscript{T2} will reduce the power requirement from the source at very high input frequency.

In a real test system, a BPF is used in the ADS5500 signal input path to minimize the harmonics and noise from the source. A narrow BPF is also used in the clock input path to minimize jitter from the clock source and to provide a good clock duty cycle when the sampling speed is very high. The bench test shows that with or without a BPF on the input signal path, the FFT result is dramatically different. The bench test also shows that, with the system in Figure 1 and a high input frequency, a narrow (3-MHz-bandwidth) BPF on the signal input path results in an SNR at least 0.3 dB better than a wide (10-MHz-bandwidth) BPF. The BPF on the clock input path can improve SNR more than 0.5 dB and SFDTR more than 2 dB on the current EVM board with a 125-MHz clock and a very high input frequency. In any case the BPF itself should be tested to make sure it is functioning well. The input and output impedance of the BPF should be matched with the signal source impedance and the ADC input impedance. A good BPF choice would be the TTE KC series with a stopband attenuation of 50 dB (minimum) to optimize the evaluation.

In the ADS5500 test it was observed that the ADS5500 performance is sensitive to the system jitter, analog input configuration, and test-board layout. These are discussed in the following sections.

The clock requirement

For the best evaluation, the ADS5500 requires its input clock to have low jitter; a 50% duty cycle; and a differential amplitude of 3 V\textsubscript{pp} if the input clock signal is a sine wave, or 1.5 V\textsubscript{pp} if it is a pulse. A sharper input clock signal edge provides a better SNR. The ADS5500 internally supports a dc offset voltage to the internal input clock circuit; therefore, a clock ac coupling path is recommended. To provide a sharp clock signal edge and the lowest external circuit noise and thus to get the best performance from the ADS5500 EVM, a 1:2 turns ratio transformer is used to couple a sine wave into the ADS5500 clock input as shown in Figure 3.2 With a high clock frequency, using a BPF such as the TTE KC4T-125M-3M-50-69A BPF on the input.
The clock path is recommended if necessary to reduce the clock jitter noise from the source. To preserve the excellent ac performance of the ADS5500 and get the best evaluation, a low-jitter clock for this test is critical because the ADS5500 itself has a very low jitter of about 300 fs. Any input clock circuit or driver must not carry extra jitter. Generally, as the input frequency increases, the clock jitter becomes more dominant in the system for maintaining a good SNR. The following equation can be used to calculate the achievable SNR for a given input frequency and system jitter in ps rms.

\[
\text{SNR} = 20 \log \left( \frac{1}{2\pi f_{IN} t_{ja}} \right),
\]

where \( t_{ja} \) is the rms aperture jitter from all jitter sources such as the clock edge, input signal, test board, and device; and \( f_{IN} \) is the input frequency.

In addition, the input clock is treated as an analog signal, and its power supply should be separated from the digital driver power supply to limit the digital noise.

**Analoginputconfiguration**

The analog input configuration of the ADS5500 is important for the evaluation and typically includes a transformer-coupled differential input (see Figure 2) or an operational amplifier-driven differential input (see Figure 4). This configuration can be found in Reference 2. The transformer configuration provides low noise and harmonics over a wide frequency range. It also provides ac coupling, differential input, and a wide signal bandpass, making it a good way to evaluate the ADS5500 even though the transformer has some insertion loss. The op amp, widely used for signal conditioning and power boosting, is also used for dc coupling.

In the transformer configuration, the input impedance of the ADS5500 is an important consideration. The ADS5500 input impedance is capacitive and is the function of both the sampling clock frequency and the input signal frequency. When the sampling and input frequency speeds are relatively low, the ADS5500 input impedance is relatively high, and matching the source impedance is not difficult. When the sampling speed is very high (at 125 MHz) and the input frequency is very high (above 150 MHz), the input impedance of the ADC is low. In this case the equivalent input impedance could be smaller than 50 \( \Omega \), which may cause a mismatch with the source impedance and require more source current. This needs to be accounted for in the evaluation.

Figure 2 shows a transformer-coupled analog input circuit for the evaluation of the ADS5500. \( R_{T1} \) and \( R_{T2} \) are the termination resistors for the source impedance match; they also form the low-pass filter with \( C_T \). We have seen that at input frequencies below 150 MHz, \( R_{T1} + R_{T2} = 50 \Omega \) provides the best SNR and SFDR; while at input frequencies above 150 MHz, higher values of \( R_{T1} \) and \( R_{T2} \) can be used in the evaluation due to low ADC input impedance and high transformer roll-off. \( R_1 \) and \( R_2 \) are the analog input serial resistors for isolation between the ADC switch capacitor input and the signal source. They also form a low-pass filter with the ADS5500 input capacitance. Proper \( R_1 \) and \( R_2 \) values are needed for the best performance. If \( R_1 \) and \( R_2 \) are too small, the SFDR could decrease; and if they are too big, the signal source power will increase. We have seen that a value of 25 \( \Omega \) for \( R_1 \) and \( R_2 \) provides the best result when a transformer coupling is used in the input circuit. In Reference 2, two transformers are used in the input circuit to reach the best differential signal balance; but this causes a 9-dB input signal roll-off from 70 MHz to 350 MHz at the front end of the ADC and requires a large signal source. For this reason only one transformer was used in some tests. We have seen that there is no significant difference in the performance whether one or two transformers is used. The transformer is used in our test for signal ac coupling and single-ended to differential signal conversion.

Figure 4 shows the ADS5500 EVM configuration used to evaluate the ADS5500 when the input signal is driven by the THS4503 fully differential op amp. The dc-coupled THS4503 is set for unity gain by the input and feedback resistors. A low-pass filter is set by the feedback resistor and capacitors on the feedback paths to limit signal

---

**Figure 4. The op amp input configuration for ADS5500 evaluation**

![Figure 4. The op amp input configuration for ADS5500 evaluation](image-url)
Board layout and decoupling

The evaluation board layout and signal decoupling are equally important factors in the ADS5500's performance. The ADS5500 package is designed with the analog inputs on one side and the digital outputs on the other, providing good physical isolation between them. To achieve optimum ADS5500 performance, it is important to use a short signal trace, separated digital and analog signal locations, and ground planes with a multilayer board. When the analog inputs to the ADS5500 are driven differentially, it is especially important to make the layout highly symmetrical to avoid phase differences between the two signal paths, as an asymmetrical parasitic on the PCB creates input signal distortion. The differential input clock signal traces should be symmetrical and short to avoid mismatches in propagation delays. The clock lines should not cross any other signal traces. Short circuit traces on the digital outputs will minimize capacitive loading.

The ADS5500 must be treated as an analog component, and its power supply pins should be connected to the analog supply. For the best performance, the analog supply (AVDD) and the digital driver supply (VDRV) should be separated to limit substantial current transient noise from the digital driver. The VDRV pins must also be connected to a low-noise supply. The supply voltage must be thoroughly filtered before connecting to the supply of the converter. The recommended supply decoupling scheme for the ADS5500 is shown in Reference 2. All supply pins can be bypassed with a combination of 0.1-µF ceramic capacitors and a 10-µF tantalum tank capacitor or ceramic capacitor. To minimize the lead and trace inductance, the capacitors must be located as close to the supply pins as possible. In addition, larger (10-µF to 47-µF) bipolar decoupling capacitors effective at lower frequencies must be used on the main supply pins.2 All ground connections on the ADS5500 are internally bonded to the metal flag (bottom of the package) that forms a large ground plane. All ground pins under the converter. All the supply pins and reference pins must directly connect to the analog ground plane that is internally bonded to the metal flag (bottom of the package) and a 10-µF tantalum tank capacitor or ceramic capacitor. To minimize the lead and trace inductance, the capacitors must be located as close to the supply pins as possible. In addition, larger (10-µF to 47-µF) bipolar decoupling capacitors effective at lower frequencies must be used on the main supply pins.2 All ground connections on the ADS5500 are internally bonded to the metal flag (bottom of the package) that forms a large ground plane. All ground pins must directly connect to the analog ground plane that is under the converter. All the supply pins and reference pins must be sufficiently bypassed due to the clock feedthrough (switch noise) caused by the high-frequency clock of the ADS5500. Insufficient bypassing will add noise to the conversion process. Besides the factors already discussed, others affecting SNR and SFDR, such as external bias resistance, the serial port, the digital output load, the external buffer, etc., can contribute a small performance variation to the evaluation.

FFT analysis

In the ADS5500 dynamic performance evaluation, the FFT is used to determine the SNR, total harmonic distortion (THD), and SFDR of the device in the test system shown in Figure 1. The FFT signal frequency domain analysis provides a signal spectrum. When a pure tone signal passes through a nonideal or real system, the signal spectrum always changes. The changed signal spectrum presents the system dynamic characteristics.

When a high-performance ADC is tested, a perfectly synchronized system is critical. Therefore the user must make sure that the input signal and sampling clock sources are synchronized and that they meet the following coherent sampling requirement to avoid spectrum leakage on the FFT.

\[
 f_{IN} = m \frac{f_s}{N},
\]

where \( f_{IN} \) is the input signal frequency, \( f_s \) is the sampling clock frequency, \( N \) is the sampling size, and \( m \) is an odd number. If coherent sampling can’t be ensured, then windowing techniques can be used in the FFT.3

ADS5500 test data

As good application examples of this test system, some test data is presented here for users whose designs are not covered by the current ADS5500 data sheet.2 This data includes an FFT at very high input frequency; two-tone intermodulation distortion (IMD); an FFT of the ADS5500 combined with an op amp; as well as differential nonlinearity (DNL) and integral nonlinearity (INL). The data is measured using an EVM similar to the ADS5500 EVM shown in Reference 2. Some of this data is better than the data sheet specification because the test system used here was optimally set for the frequency conditions.

Figure 5 shows an FFT plot of the ADS5500 with a very high input frequency and a 125-MHz sampling clock through a transformer-coupled differential input configuration. The input frequency is 190 MHz and the amplitude is –1 dBFS. The FFT analysis shows that the SNR is 69.6 dBFS and...
the SFDR is 85 dBFS. In this case the input impedance due to \( R_{T1} \) and \( R_{T2} \) is about 200 Ω, and \( R_1 \) and \( R_2 \) are each less than 25 Ω in the input circuit.

Figure 6 shows the dynamic performance of the ADS5500 with different input amplitudes, a 190-MHz input frequency, and a 125-MHz sampling clock. This data shows that at such a high input frequency and with low input amplitudes, the ADS5500 has a 74-dBFS SNR and a high SFDR.

Figure 7, Figure 8, and Table 1 show the two-tone IMD test data of the ADS5500 in an undersampling condition. This test uses the ADS5500 EVM shown in Reference 2. The test signal is a two-tone signal combined from two sine waves with different frequencies, such as any two frequencies above the ADC’s Nyquist frequency with a 1-MHz separation. The two-tone signal amplitude should not exceed the ADS5500’s full scale. Just as with a single-tone FFT, when the signal amplitude is higher, the spur and IMD from the ADC are higher. In this test the amplitude of –7 dBFS or –10 dBFS for each tone is used, providing the ADS5500 with a combined input signal at full scale or 3 dB below full scale. The input signal frequency ranges from 76 to 125 MHz, and the clock frequency ranges from 96 to 125 MHz. The IMD rejection is the ratio of the rms value of one input tone to the value of the worst third-order intermodulation product.

Table 1. Two-tone IMD of ADS5500

<table>
<thead>
<tr>
<th>CLK (MHz)</th>
<th>INPUT FREQUENCY 1 (MHz)</th>
<th>INPUT FREQUENCY 2 (MHz)</th>
<th>SFDR (dBFS)</th>
<th>IMD REJECTION (dBFS)</th>
<th>IMD2 (dBFS)</th>
<th>IMD3 (dBFS)</th>
<th>AMPLITUDE (dBFS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>125</td>
<td>99.0</td>
<td>100.0</td>
<td>96</td>
<td>—</td>
<td>98</td>
<td>94</td>
<td>–10</td>
</tr>
<tr>
<td>125</td>
<td>81.0</td>
<td>82.0</td>
<td>95</td>
<td>—</td>
<td>104</td>
<td>92</td>
<td>–10</td>
</tr>
<tr>
<td>125</td>
<td>99.0</td>
<td>100.0</td>
<td>—</td>
<td>87</td>
<td>95</td>
<td>86</td>
<td>–7</td>
</tr>
<tr>
<td>125</td>
<td>81.0</td>
<td>82.0</td>
<td>—</td>
<td>88</td>
<td>102</td>
<td>88</td>
<td>–7</td>
</tr>
<tr>
<td>102.4</td>
<td>76.1</td>
<td>77.1</td>
<td>91</td>
<td>—</td>
<td>101</td>
<td>93</td>
<td>–10</td>
</tr>
<tr>
<td>102.4</td>
<td>76.1</td>
<td>77.1</td>
<td>—</td>
<td>95</td>
<td>101</td>
<td>91</td>
<td>–7</td>
</tr>
<tr>
<td>96.5</td>
<td>124.5</td>
<td>125.5</td>
<td>97</td>
<td>—</td>
<td>102</td>
<td>97</td>
<td>–10</td>
</tr>
<tr>
<td>96.5</td>
<td>124.5</td>
<td>125.5</td>
<td>—</td>
<td>83</td>
<td>97</td>
<td>81</td>
<td>–7</td>
</tr>
</tbody>
</table>
Table 1 shows that with a 125-MHz sampling clock and an 80- to 100-MHz input frequency, the two-tone IMD rejection is above 87 dBFS at full-scale input (–7-dBFS input amplitude for each tone). Table 1 also shows the ADS5500’s good undersampling IMD performance with a 96.5- to 125-MHz sampling clock and a 76- to 125-MHz input frequency. This data shows that the ADS5500 has leading IMD performance at such high input frequencies and sampling speeds.

Figure 9 shows the dynamic performance of the ADS5500 and THS4503 combined. This data is measured on the circuit shown in Figure 4 with a 125-MHz sampling clock and different input frequencies. Note that the serial resistors R1 and R2 in Figure 4 each have a value of 62 Ω instead of 25 Ω as mentioned in Reference 2. The data shows that with the THS4503, at input frequencies of up to 18 MHz, the ADS5500 can provide an SNR of 71 dBFS and an SFDR above 86 dBFS. At input frequencies above 20 MHz, the performance starts degrading due to the bandwidth limitation of the THS4503. The THS4503 is a fully differential op amp; detailed information can be found in Reference 4. For wideband applications with an op amp input configuration, the OPA695 is recommended.5

The linearity of the ADS5500 is important in its applications. Two specifications, DNL and INL, are used to describe ADC nonlinearity. DNL is measured from sampling a pure sine wave with a large sample size, then calculating the deviation of the transition from each code. INL is integrated from DNL. Figure 10, Figure 11, and Table 2 show a typical linearity measurement of the ADS5500 from the test system just discussed and a typical EVM board. With a 125-MHz sampling clock, an input frequency of 10 MHz, and at room temperature, the maximum/minimum DNL is ±0.5 LSB, and the maximum/minimum INL is ±2.5 LSB. Table 2 shows that the ADS5500 has good linearity, with similar DNL/INL at input frequencies of 10, 45, and 100 MHz.

Table 2. DNL/INL of ADS5500 vs. input frequency with 125-MHz sampling clock

<table>
<thead>
<tr>
<th>INPUT FREQUENCY (MHz)</th>
<th>MAX/MIN DNL (LSB)</th>
<th>MAX/MIN INL (LSB)</th>
<th>MISS CODE</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>0.46/–0.52</td>
<td>2.44/–2.40</td>
<td>0</td>
</tr>
<tr>
<td>45</td>
<td>0.47/–0.48</td>
<td>2.59/–2.57</td>
<td>0</td>
</tr>
<tr>
<td>100</td>
<td>0.43/–0.44</td>
<td>2.05/–3.05</td>
<td>0</td>
</tr>
</tbody>
</table>
Conclusion
The ADS5500 is a very high-performance device with wide application, but evaluating it can present some test setup challenges due to its high frequency and high resolution. This article has introduced an ADS5500 evaluation system including the test equipment, system configuration, test circuit, clock requirements, basic high-speed ADC test concept, and test data. This evaluation has shown the leading performance advantages of the ADS5500: wide signal input bandwidth, large dynamic differential input signal range, high SNR and SFDR over a wide frequency range, good SNR of up to 74 dBFS with a low signal amplitude for receiver applications, and very low power dissipation with a high (125-MSPS) sampling rate.

References
For more information related to this article, you can download an Acrobat Reader file at www-s.ti.com/sc/techlit/litnumber and replace “litnumber” with the TI Lit. # for the materials listed below.

Document Title | TI Lit. #
--- | ---
1. “14-Bit, 125MSPS Analog-to-Digital Converter,” ADS5500 Data Sheet | sbas303
4. “Wideband, Low-Distortion Fully Differential Amplifiers,” THS4502/4503 Data Sheet | slos352
5. “Ultra-Wideband, Current-Feedback Operational Amplifier With Disable,” OPA695 Data Sheet | sbos293

Related Web sites
- analog.ti.com
- www.ti.com/sc/device/ADS5500
- www.ti.com/sc/device/THS4503
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Products**
- Amplifiers: amplifier.ti.com
- Data Converters: dataconverter.ti.com
- DSP: dsp.ti.com
- Interface: interface.ti.com
- Logic: logic.ti.com
- Power Mgmt: power.ti.com
- Microcontrollers: microcontroller.ti.com

**Applications**
- Audio: www.ti.com/audio
- Automotive: www.ti.com/automotive
- Broadband: www.ti.com/broadband
- Digital control: www.ti.com/digitalcontrol
- Military: www.ti.com/military
- Optical Networking: www.ti.com/opticalnetwork
- Security: www.ti.com/security
- Telephony: www.ti.com/telephony
- Video & Imaging: www.ti.com/video
- Wireless: www.ti.com/wireless

**Safe Harbor Statement:** This publication may contain forward-looking statements that involve a number of risks and uncertainties. These “forward-looking statements” are intended to qualify for the safe harbor from liability established by the Private Securities Litigation Reform Act of 1995. These forward-looking statements generally can be identified by phrases such as TI or its management “believes,” “expects,” “anticipates,” “foresees,” “forecasts,” “estimates” or other words or phrases of similar import. Similarly, such statements herein that describe the company’s products, business strategy, outlook, objectives, plans, intentions or goals also are forward-looking statements. All such forward-looking statements are subject to certain risks and uncertainties that could cause actual results to differ materially from those in forward-looking statements. Please refer to TI’s most recent Form 10-K for more information on the risks and uncertainties that could materially affect future results of operations. We disclaim any intention or obligation to update any forward-looking statements as a result of developments occurring after the date of this publication.

**Trademarks:** All other trademarks are the property of their respective owners.

**Mailing Address:**
Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

© 2005 Texas Instruments Incorporated