Implementation of 12-bit delta-sigma DAC with MSC12xx controller

By Hugo Cheung, MSC Group, Data Acquisition Products (Email: cheung_hugo@ti.com), and Sreeja Raj, MSC Group, Data Acquisition Products (Email: s-raj2@ti.com)

Introduction
Digital-to-analog converters (DACs) are usually used as an interface between digital systems and continuous analog circuitry. To choose the type of DAC best suited for an application, the designer must consider many important performance measures.

- **Resolution:** Generally, a DAC is specified by the number of bits in the input, or the input width, which represents the number of voltage levels ($2^N$ for an N-bit DAC) that can be generated by the DAC.

- **Full-scale (FS):** If a DAC is implemented to represent the voltages from 0 V to the power-supply voltage, $V_{CC}$, then the lowest DAC input code should represent 0 V and the highest should represent $V_{CC}$, or the full-scale voltage. Each analog voltage step of an N-bit DAC is given by

\[
V_{LSB} = \frac{FS}{2^N}.
\]

- **Output bitstream:** The output of a pulse-width modulator (PWM) or delta-sigma (ΔΣ) DAC is a stream of pulses, referred to as a bitstream, which is passed through a low-pass filter to get the precision analog output voltage (see Figure 1). The frequency of the bitstream decides the complexity and size of the filter design. Higher frequencies will result in smaller filters.

- **Average analog output voltage:** The output of the filter is an analog voltage corresponding to the average on-time of the bitstream input to the low-pass filter. If the frame period (Figure 2) is divided into $2^N$ parts, the on-time is represented as the number of parts in the frame, where the bitstream is 1. The analog voltage is given by

\[
\text{On-time}_N \times \frac{\text{FS}}{2^N}.
\]

For example, in Figure 2, the average analog output equals $\frac{3}{8} \times V_{CC}$. There are various types of DACs based on different methods of conversion. Two of them are:

- **PWM DAC:** This is the simplest type of DAC. In this method of conversion, a stream of pulses is passed through a low-pass analog filter, and the width of the pulse is determined by the digital input code. Generally, the implementation compares a sawtooth waveform and the DAC input to produce an output pulse with on-time proportional to the DAC input.

- **ΔΣ DAC:** In this method, the output is a stream of pulses of equal width such that the average density of the pulses corresponds to the digital input value. The output stream is then passed through a low-pass filter to produce an analog voltage.
Design of $\Delta \Sigma$ DAC

This section explains the structure, operation, theory, and implementation of a $\Delta \Sigma$ DAC.

Structure

As the name suggests, a $\Delta \Sigma$ DAC makes computations using binary adders (see Figure 3). Their functionality is as follows:

- **$\Delta$ adder**: This adder is used to compute the difference between the DAC input and DAC output. The $\Delta$ feedback signal to the $\Delta$ adder (Figure 3) depends on the DAC output, which is either a 1 or a 0. If it is a 0, then $\Delta$ is an $N+2$ bit number with all 0s. If it is a 1, then $\Delta$ is the 1’s complement of the highest $N$ bit number, sign-extended to $N+2$ bits. It is equivalent to two 1s concatenated as MSBs to an $N$ bit number of all 0s. The DACIN is an unsigned number; however, since the outputs of both adders represent signed numbers, it is sign-extended. Therefore, the outputs of the $\Delta$ adder and $\Sigma$ adder are signed numbers. For example, in the 3-bit case, the output of the adders is 5 bits. When the DAC input is 0, the output is always 0 V.

- **$\Sigma$ adder**: This adder is used to compute the sum of the $\Delta$ adder output and the current content of the $\Sigma$ register. The output of the $\Sigma$ adder is stored in the $\Sigma$ register. The MSB of the $\Sigma$ register gives the DAC output (DACOUT).

Operation

The $\Delta \Sigma$ operation can be explained with a 3-bit example. Table 1 details the bitstream computation steps for a single case, when the DACIN is equal to 3011. At $t_0$, the value of $\Sigma$ is initialized with 10000. The bitstream from $t_0$ to $t_7$ has three 1s. The ratio of on-time to frame time is $3/8$. Therefore, the average analog output voltage is $3/8 \times FS$.

Table 2 shows the bitstream for all the inputs of a 3-bit DAC and their corresponding average analog output voltage.

Theory of $\Delta \Sigma$ conversion

The $\Sigma$ adder functions like an integrator, which accumulates the input at a rate or slope proportional to the magnitude of the input. When $\Sigma$ becomes a negative number—i.e., when the MSB equals 1—the $\Delta$ error signal is subtracted from $\Sigma$ such that the accumulated value is reduced to a smaller positive value. Then the integration is continued until the overflow takes place again. The MSB of $\Sigma$ is the DACOUT, and the rate at which the MSB becomes 1 is directly proportional to the DAC input. Therefore, the density of 1s in the DACOUT bitstream is also directly proportional to the input.

Implementation of $\Delta \Sigma$ DAC

There are different approaches for implementing a DAC, depending on the resources used for the computations. It can be completely implemented with hardware only, software only, or a combination of both.

- **Hardware-only implementation**: This is the best possible method in terms of both performance and accuracy. Since all the computations are done by hardwired circuits, this implementation is also the fastest.

- **Software-only implementation**: In this method, the microcontroller is programmed to perform all the operations involved in the $\Delta \Sigma$ conversion. Although this is inexpensive, as it does not use any hardware resources, it exacts huge penalties of lower speed and loss of accuracy from software-induced errors and uncertainties.

<table>
<thead>
<tr>
<th>Table 1. DACOUT computation steps for DACIN = 3011</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>TIME</strong></td>
</tr>
<tr>
<td>$\Delta$</td>
</tr>
<tr>
<td>$\Delta$OUT</td>
</tr>
<tr>
<td>$\Sigma$</td>
</tr>
<tr>
<td>$\Sigma$OUT</td>
</tr>
<tr>
<td>DACOUT</td>
</tr>
</tbody>
</table>

Therefore, the average analog output voltage is $3/8 \times FS$.

Table 2. Bitstream and average analog output voltage for 3-bit DAC inputs

<table>
<thead>
<tr>
<th>DACIN</th>
<th>DACOUT BITSTREAM</th>
<th>ANALOG OUTPUT VOLTAGE ($FS = V_{CC}$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>00000000</td>
<td>0</td>
</tr>
<tr>
<td>0001</td>
<td>00000001</td>
<td>$1/8 \times FS$</td>
</tr>
<tr>
<td>0010</td>
<td>00100000</td>
<td>$1/4 \times FS$</td>
</tr>
<tr>
<td>0111</td>
<td>00100010</td>
<td>$3/8 \times FS$</td>
</tr>
<tr>
<td>1000</td>
<td>10101010</td>
<td>$3/4 \times FS$</td>
</tr>
<tr>
<td>1001</td>
<td>10111010</td>
<td>$7/8 \times FS$</td>
</tr>
<tr>
<td>1111</td>
<td>11101110</td>
<td>$7/8 \times FS$</td>
</tr>
<tr>
<td>1000</td>
<td>11111111</td>
<td>$FS$</td>
</tr>
</tbody>
</table>
Hardware/software co-implementation: This method, described next, uses part hardware and part software, which helps to minimize the errors induced by software computations. The use of hardware adders improves speed considerably.

Hardware/software co-implementation of ∆Σ DAC with MSC12xx

The implementation method of the ∆Σ DAC described in this article uses both hardware and software resources of the MSC12xx block (see the Appendix on page 32). One of the adders is implemented with the accumulator/shift (ACCSH) block of the MSC12xx (Figure 4). The summation/shift feature of this module can be used only when the ADCON bit is set to 0 in the power-down control register (PDCON), and the summation/shift control register (SSCON) has to be appropriately set to enable summation mode.

The output of the ∆ adder is obtained by executing a software algorithm with the microcontroller. If the output of the DAC is 0, then the output of the ∆ adder should be the DAC input itself. If the DAC output is 1, then we need to add the 1's complement of all the 1s sign-extended to N+2 bits. For example, the 1's complement of FFH (for an 8-bit number, sign-extended to N+2 bits) will be 300H. If this is added to the DAC input, it is equivalent to concatenating two 1s as the MSBs of the DAC input (Table 1). Therefore, we eliminate the ∆ adder and use software to generate ∆OUT:

```plaintext
If DACOUT = 0
    ∆OUT = DACIN;
else
    ∆OUT = Concatenate 11 with DACIN;
end if;
```

The Σ adder of the ∆Σ modulator is implemented directly with the hardwired adder in the ACCSH block.

The next step is to send the DAC output to a port of the device so it can be filtered and used for some applications (see Figure 5). There are several means of writing the output of the DAC to an output port of the MSC12xx. The serial peripheral interface (SPI) output can be used to observe the DAC output as a series waveform. The SPI can be run either in the master mode, where it derives a clock from the CPU itself, or in the slave mode, where the user can provide the clock or the clock can be generated from a timer or PWM. The disadvantage of running the SPI in the master mode is that some clock cycles may be wasted, as the SPI clock is a discrete multiple of the CPU clock speed in the master mode. With the CPU running with a 22-MHz crystal, it takes about 50% of the CPU's time to run the output bitstream at 150 kHz.

Comparing ∆Σ DAC with PWM DAC

To compare the performance of the ∆Σ DAC, a PWM DAC was implemented with software and the microcontroller on the same MSC12xx board. In the implementation, a counter was used to count from 0 to 2^N–1, and the count value was compared with the DAC input after each increment. The DAC output was maintained at 1 until the counter exceeded the DAC input, when it was pulled down to 0. When the counter expired, the DAC output was set back to 1; so a series of pulses was generated with an on-time proportional to the DAC input. The disadvantage of this type of DAC is that, since the frequency of the output bitstream is the same as the frame rate, it is not possible to achieve very high frequencies for the output as compared with the ∆Σ DAC. Therefore, to obtain an analog output voltage, we will need to design filters with large time constants.

For a fair comparison, we chose a PWM implemented with a timer running at a frequency of 10 MHz. For a 12-bit DAC, the frame rate would be equal to 2.5 kHz. With a ∆Σ DAC, more than 90% of the DACIN codes will result in a ∆OUT bit frequency greater than 8 kHz. Therefore, the ∆Σ DAC output filter design is much easier than for a PWM DAC. Hence, the disadvantages of using a PWM DAC are as follows:

- Requires larger filters.
- For very low/high codes, the PWM on/off-time might not accurately represent the code because there might be software overhead that causes the on/off-time to be greater than the exact time representing the code.
- Some devices don't have double-buffered timers. This will cause some software uncertainties during the duty-cycle transition in the PWM DAC, which might result in poor integral/differential nonlinearity (INL/DNL) performance.
Filter design
In the DACs previously described, the DAC outputs are always a stream of pulses. To generate an analog output voltage corresponding to the digital input, the pulse stream is passed through an analog low-pass filter. The filter output is the average signal level of the pulse stream.

There are several issues in the design of an RC low-pass filter, including attenuation of high-frequency components, settling time, and INL/DNL performance. These issues will be discussed in detail next, with a DAC of 12-bit resolution used as an example.

Attenuation of high-frequency components
The maximum ripple allowed in the filtered output has to be less than the voltage corresponding to 1 LSB (see Table 3). For a 12-bit DAC, with the highest voltage (FS) equal to 5 V, this value is

$$20 \log \left( \frac{1}{2^{12}} \right) = -72 \text{ dB}.$$  \hspace{1cm} (1)

This attenuation should be attained at the lowest possible frequency. To keep the filter design reasonable, we assume that the DAC input is always above 5% of the total number of codes ($2^N$ for an N-bit DAC). For a 12-bit DAC, this value is given by $C_{CH}$. For the specifications of the board and crystal chosen for the design, the SPI clock rate (bitstream frequency) was found to be 150 kHz, and the frequency corresponding to $C_{CH}$ was 8.9 kHz. The RC time constant of the filter is calculated as follows:

$$H(\omega) = \frac{V_{OUT}}{V_{IN}} = \frac{1}{\sqrt{1+(\omega RC)^2}}.$$  \hspace{1cm} (2)

Solving for RC with Equations 1 and 2, we get $RC = 0.0712$ s.

Table 3. Required attenuation

<table>
<thead>
<tr>
<th>NO. OF BITS (N)</th>
<th>MAX RIPPLE (1 LSB WITH FS = 5 V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>0.0048</td>
</tr>
<tr>
<td>12</td>
<td>0.00122</td>
</tr>
<tr>
<td>14</td>
<td>0.00031</td>
</tr>
<tr>
<td>16</td>
<td>0.000076</td>
</tr>
</tbody>
</table>

Settling time
A very important parametric of the DAC performance is the settling time, which is the time required to settle within the range of 1-LSB voltage without error. The required settling times for 10-, 12-, 14-, and 16-bit DACs are shown in Table 4. The settling time is computed as a factor of the RC time constant. The factor is the number of time constants required to settle to a 1-LSB value. Figure 6 shows the DAC settling time versus bit resolution when the DAC input is changed from 0 to FS and vice versa.

INL/DNL performance
The filter design under discussion is a very simplified form of the output circuitry of a $\Delta \Sigma$ DAC. If the output voltage is measured with only this filter, then a significant degradation in INL/DNL performance is expected. To achieve the desired INL/DNL performance, certain auxiliary circuits have to be designed along with the filter to minimize output transistor resistance and digital power-supply noise (see Figure 7). In addition, for impedance matching, a buffering circuit should follow the filter before the analog voltage-measuring instrument. The design of these analog circuits is briefly discussed here.

The digital bitstream from the DAC (denoted as $D_{IN}$) is passed through the conditioning circuit, resulting in an analog voltage output that is used for INL/DNL measurements. The optical coupler HCPL-0630 is used to provide isolation between the digital and analog sides, which

Table 4. Theoretical calculations for settling times for DACs with different bit resolutions

<table>
<thead>
<tr>
<th>NO. OF BITS (N)</th>
<th>5% OF $2^N$</th>
<th>BITSTREAM FREQUENCY (kHz)</th>
<th>RC TIME CONSTANT (s)</th>
<th>TYPICAL NO. OF RC TIME CONSTANTS REQUIRED</th>
<th>SETTLING TIME (s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>$33_{H}$</td>
<td>8.9</td>
<td>0.0179</td>
<td>8</td>
<td>0.143</td>
</tr>
<tr>
<td>12</td>
<td>$C_{CH}$</td>
<td>8.9</td>
<td>0.0712</td>
<td>9</td>
<td>0.641</td>
</tr>
<tr>
<td>14</td>
<td>$333_{H}$</td>
<td>8.9</td>
<td>0.283</td>
<td>11</td>
<td>3.176</td>
</tr>
<tr>
<td>16</td>
<td>$CCC_{H}$</td>
<td>8.9</td>
<td>1.128</td>
<td>12</td>
<td>13.54</td>
</tr>
</tbody>
</table>
significantly reduces the impact of digital noise on the analog signal. The isolated signal is then passed through an inverter and the RC filter. Finally, the filtered output is passed through a voltage-follower op amp buffer to yield an analog voltage in the range of 0 to 5 V. The op amps use the 9-V supply voltage, but additional circuitry is required to generate a 5-V supply for the inverter and optical coupler. The results of the INL/DNL calculation are plotted in Figures 8 and 9. We can see that the conditioning circuit results in excellent DNL performance (±0.2 LSB) but does not help to correct INL errors (±0.6 LSB) to a large extent. The INL performance is degraded because of the different gains the RC filter offers to the higher bitstream frequencies and those closer to 0. The filter needs to have flatter frequency response in the passband. To improve the INL performance, another RC filter was cascaded, thus forming a second-order filter. Although this degraded the settling-time performance, it helped reduce the INL error to ±0.2 LSB and the DNL error to ±0.15 LSB.

**Conclusion**

A ΔΣ DAC is implemented on an MSC1211 microcontroller board with both hardware and software resources. The Δ adder is implemented with software, and the Σ adder is implemented with the hardware adder on the MSC1211 board. The design results in a very efficient ΔΣ DAC, as it offers much better speed and error-free performance as compared with a software-only implementation. Also, with a higher bit rate, the frequency spectrum is better than that of a PWM DAC, resulting in smaller filters and faster settling times.

**Related Web sites**

analog.ti.com

www.ti.com/sc/device/partnumber

Replace partnumber with MSC1211Y2, OPA2277, SN74AHCT1G14, or TPS76150.
Appendix—C program for 12-bit ∆Σ DAC with MSC12xx

```c
#include <REG1210.h>
#include <stdio.h>

void autobaud (){
    sbit REQ = P3^7;
    sbit ACK = P3^6;
    union intU {
        int i;
        struct {
            unsigned char b1;
            unsigned char b0;
        } byt;
    };
    union intU dacbuf;
    void INTO_isr(void) interrupt 0
    {
        T0=1;
        // INL & DNL test
        /*
        if ((dacbuf.i % 2)==0) dacbuf.i+=1;
        else dacbuf.i+=31;
        if(dacbuf.i==4096) dacbuf.i=0;
        printf("**%d**\n",dacbuf.i);
        */
        // Step response test
        if (dacbuf.i==0) dacbuf.i=4095; else dacbuf.i=0;
    }

    void main(void)
    {
        unsigned char lut[8] = {1,2,4,8,16,32,64,128};
        unsigned char outbuf, bitcnt;
        autobaud();
        // Init SPI
        PDCON = 0x66;
P1DDRH = 0xDD; //b11011101;
        SS = 0;
        SCON = 0; //Clear summation registers
        SCON = 0x10; //Enabling summation mode of the ACCSH register
        SPICON = 0x00; //Setting the SPI control to slave mode
        SPICON = 0x08; //Setting drive immediately
        SPIData = 0x00;
        //Init PWM, used for SPI clk, connect PWM o/p to SCLK
        PWMCN = 0x09; // Set period, SysClk source, PWM mode
        PW = 0x0085; // PWM period
        PWMCN = 0x00; // Disable PWM/tone
        PWMCN = 0x19; // Set duty, SysClk source, PWM mode
        PW = 0x0042; // PWM duty
        // INTO edge interrupt
        printf("Delta Sigma DAC\n");
dacbuf.i=0;
    EX0=1; IT0=1;
    EA=1;
    while(1) {
        bitcnt = 0;
        outbuf = 0;
        for(bitcnt=0;bitcnt<8;bitcnt++) {
            if (((SUMR1&0x20) != 0){
                SUMR1 = 0x30 | dacbuf.byt.b1;
                outbuf = outbuf | lut[bitcnt];
            //The i-th bit of OUTBUF is forced to 1
            } else SUMR1 = dacbuf.byt.b1;
            SUMR0 = dacbuf.byt.b0;
        }
        // Wait for SPI TX empty
        while (!({AIE & 0x08})) {} // Wait for SPI TX empty
        SPIData = outbuf;
        outbuf = SPIData ; // Clear SPI RX buf
    }
    //Main
```
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Products**
- Amplifiers: amplifier.ti.com
- Data Converters: dataconverter.ti.com
- DSP: dsp.ti.com
- Interface: interface.ti.com
- Logic: logic.ti.com
- Power Mgmt: power.ti.com
- Microcontrollers: microcontroller.ti.com

**Applications**
- Audio: www.ti.com/audio
- Automotive: www.ti.com/automotive
- Broadband: www.ti.com/broadband
- Digital control: www.ti.com/digitalcontrol
- Military: www.ti.com/military
- Optical Networking: www.ti.com/opticalnetwork
- Security: www.ti.com/security
- Telephone: www.ti.com/telephony
- Video & Imaging: www.ti.com/video
- Wireless: www.ti.com/wireless