The SN65LVDS33/34 as an ECL-to-LVTTL converter

By Chris Sterzik
Applications Specialist, Interface Products

Introduction
Emitter-coupled logic (ECL) has often been the physical layer of choice for system designers to meet high-speed data transmission requirements. The fast edges (rise and fall times) of ECL have permitted higher speeds, but at the expense of increased PC board complexity, power consumption, and electromagnetic interference (EMI). Now, lower power and lower EMI technologies like LVDS provide designers with an alternative. While the total exchange of ECL for LVDS may not be a design option, designers have been able to introduce LVDS receivers in ECL systems by implementing a resistor divider and capacitive coupling. These capacitors and resistors further add to the complexity and part count of a design. To alleviate the complexity of interfacing with ECL, TI has introduced the SN65LVDS33/34 receivers. This article describes a basic interface between an LVDS receiver and an ECL driver, and how the SN65LVDS33/34 receivers can be used to convert different types of ECL to LVTTL without a resistor divider or capacitive coupling. This article also demonstrates that, since no additional components are needed with wide common-mode receivers, these receivers can be used as a first step to replace an ECL physical layer with LVDS.

PECL and LVPECL to standard LVDS
For ECL devices including negative ECL (NECL), positive ECL (PECL), and low-voltage, 3.3-V PECL (LVPECL), the load seen by the driver must be 50 Ω biased to 2 VDC below the device (driver’s) VCC. This characteristic load is depicted in Figure 1.

Often the bias voltage level for the characteristic load is not available and is attained through a Thevenin equivalent circuit (resistor divider). Figure 2 shows a Thevenin equivalent circuit intended to provide the characteristic load and the necessary voltage divider to translate the ECL output levels of node VA and VB to the LVDS level desired at node VB and VB.

Equations 1–3 are used to calculate the resistor values in Figure 2.

\[ 50 = R_1 \parallel (R_2 + R_3) \]  \hspace{1cm} (1)

\[ \frac{V_{CC} - 2 - V_{EE}}{V_{CC} - V_{EE}} = \frac{R_2 + R_3}{R_1 + R_2 + R_3} \]  \hspace{1cm} (2)

\[ \text{Gain} = \frac{R_3}{R_2 + R_3} \]  \hspace{1cm} (3)

Continued on next page
Continued from previous page

Equations 1 and 2 establish the necessary Thevenin equivalent termination and voltage as seen by the driver. The Thevenin equivalent termination is equal to the common-mode characteristic impedance of the transmission line, $50 \, \Omega$ (100 $\Omega$ differential impedance). This equality satisfies Equation 4, the impedance matching of the load with the transmission line.

$$Z_0 = R_1 \parallel (R_2 + R_3) \quad (4)$$

When $Z_0$ is not equal to 50 $\Omega$, then Equations 1 and 4 are incompatible; and trade-offs need to be made with respect to driver flexibility and tolerance to reflections on the transmission line.

Equation 3 establishes the gain of the resistor network. The gain of the resistor network should provide the voltages within the valid input range of the receiver, given the range of the driver output. The minimum and maximum levels for the LVPECL, PECL, and NECL devices are given in Table 1.

$$Z = \frac{R_1}{R_2 + R_3} \quad (3)$$

The LVDS standard requires a differential voltage magnitude of 100 to 600 mV at the input to the receiver, and the valid input voltage range is 0 to 2.4 V. Table 2 shows the relationships between the gain and the varied input and output levels. The intent of Table 2 is to limit the gain selection to values that provide valid input voltage levels over the entire output range of the driver.

From Table 2 we find that the gain of LVPECL and PECL can be bound to the following values:

- LVPECL: $0.168 \leq \text{Gain} \leq 0.645$
- PECL: $0.168 \leq \text{Gain} \leq 0.583$

The gain is chosen to be 0.4 for both the LVPECL and PECL termination schemes. The resistor values are calculated in Table 3.

Table 2 shows that the NECL output levels are not compatible with standard LVDS, given the resistor network of Figure 2. Most LVDS receivers do not support the input range needed for a NECL interface and often require some type of capacitive coupling to adjust the common-mode voltage seen at the receiver inputs. The capacitors are usually placed on each of the differential lines before the termination network and before the receiver. Besides the obvious disadvantage of increased part count, capacitive coupling also introduces inter-symbol interference (ISI) when dealing with non-dc-balanced transmissions. An alternative to this coupling is the use of receivers that accept a wide range of common-mode inputs, eliminating ISI problems and minimizing the number of parts needed to interface various types of ECL to LVDS.

Table 1. LVPECL, PECL, and NECL outputs

<table>
<thead>
<tr>
<th>DRIVER</th>
<th>$V_{CC}$ (V)</th>
<th>$V_{EE}$ (V)</th>
<th>$R_{1}:R_{2}:R_{3}$ ($\Omega$)</th>
<th>$V_{A} \text{ HIGH}$ (V)</th>
<th>$V_{A} \text{ LOW}$ (V)</th>
<th>$V_{B} \text{ HIGH}$ (V)</th>
<th>$V_{B} \text{ LOW}$ (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LVPECL</td>
<td>3.3</td>
<td>GND</td>
<td>127:49:9:33.2</td>
<td>2.42</td>
<td>1.49</td>
<td>0.71</td>
<td>0.34</td>
</tr>
<tr>
<td>LVPECL</td>
<td>3.3</td>
<td>GND</td>
<td>127:49:9:33.2</td>
<td>2.28</td>
<td>1.68</td>
<td>0.64</td>
<td>0.40</td>
</tr>
<tr>
<td>LVPECL</td>
<td>3.3</td>
<td>GND</td>
<td>127:49:9:33.2</td>
<td>2.42</td>
<td>1.68</td>
<td>0.67</td>
<td>0.37</td>
</tr>
<tr>
<td>PECL</td>
<td>5.0</td>
<td>GND</td>
<td>82.5:75:50</td>
<td>4.12</td>
<td>3.19</td>
<td>1.65</td>
<td>1.27</td>
</tr>
<tr>
<td>PECL</td>
<td>5.0</td>
<td>GND</td>
<td>82.5:75:50</td>
<td>3.98</td>
<td>3.38</td>
<td>1.59</td>
<td>1.35</td>
</tr>
<tr>
<td>PECL</td>
<td>5.0</td>
<td>GND</td>
<td>82.5:75:50</td>
<td>4.12</td>
<td>3.38</td>
<td>1.65</td>
<td>1.35</td>
</tr>
</tbody>
</table>

Table 2. Gain limits for standard LVDS interface

<table>
<thead>
<tr>
<th>OUTPUT</th>
<th>DIFFERENTIAL</th>
<th>VALUE</th>
<th>OUT</th>
<th>INPUT</th>
<th>VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>LVPECL</td>
<td>2.275 – 1.68 = 0.595</td>
<td>2.42 – 1.49 = 0.93</td>
<td>1.49</td>
<td>2.42</td>
<td></td>
</tr>
<tr>
<td>PECL</td>
<td>3.975 – 3.38 = 0.595</td>
<td>4.12 – 3.19 = 0.93</td>
<td>3.19</td>
<td>4.12</td>
<td></td>
</tr>
<tr>
<td>ECL</td>
<td>–(–1.025) – (–1.620) = 0.595</td>
<td>–(–0.880) – (–1.810) = 0.93</td>
<td>–1.81</td>
<td>–0.88</td>
<td></td>
</tr>
</tbody>
</table>

Table 3. Standard resistor values and theoretical output voltages for LVDS translation
The SN65LVDS33/34 dual/quad receiver provides a wide common-mode capability and a maximum differential input voltage magnitude, both of which exceed the EIA-644 standard. The valid input range is increased to –4 to +5 V; and the differential inputs can vary from 100 mV to 3 V. These extended ranges provide wider bounds for the gain in Equation 3.

From Table 4 we see that the LVPECL-, PECL-, and ECL-to-SN65LVDS33/34 gain can be limited to the following values:

- LVPECL: \(0.168 \leq \text{Gain} \leq 2.07\)
- PECL: \(0.168 \leq \text{Gain} \leq 1.21\)
- ECL: \(0.168 \leq \text{Gain} \leq 2.21\)

The SN65LVDS33/34 bounds for LVPECL, PECL, and ECL gain all include unity gain (Gain = 1). Choosing a unity gain value eliminates the need for the R2 resistors shown in Figure 2 and simplifies the circuit to the one shown in Figure 3.

The elimination of the R2 resistors also reduces the complexity of the equations used to calculate the resistor values in Figure 3.

\[
50 = (R_1 \parallel R_3) \\
\frac{V_{CC} - 2 - V_{EE}}{V_{CC} - V_{EE}} = \frac{R_3}{R_1 + R_3} \tag{5}
\]

Equations 5 and 6 establish the necessary Thevenin equivalent termination and voltage as seen by the driver, and the third equation to establish gain is no longer needed. The calculated resistor values are shown in Table 5.

<table>
<thead>
<tr>
<th>DRIVER</th>
<th>(V_{CC}) (V)</th>
<th>(V_{EE}) (V)</th>
<th>(R_1:R_2) ((\Omega))</th>
</tr>
</thead>
<tbody>
<tr>
<td>LVPECL</td>
<td>3.3</td>
<td>GND</td>
<td>126.9: 82.5</td>
</tr>
<tr>
<td>PECL</td>
<td>5.0</td>
<td>GND</td>
<td>83.3: 125.1</td>
</tr>
<tr>
<td>ECL</td>
<td>GND</td>
<td>–5.0</td>
<td>83.3: 125.1</td>
</tr>
</tbody>
</table>

Table 5. Standard resistor values for PECL- and LVPECL-to-SN65LVDS33/34 translation

Continued on next page
Continued from previous page

The eye patterns of the SN65LVDS33/34 output with the LVPECL and NECL drivers are shown in Figures 4 and 5, respectively.

ECL receipt at a distance

Up to this point, for receiving ECL signals, the assumptions have been that the voltage supplies used by the driver are available for the termination network and that the only common-mode voltage is the ECL offset voltages. Another consideration is that the receiver is in a remote location and/or only the 3.3-V supply for the LVDS receiver is available.

A remote receiver creates two problems for the resistor networks previously discussed. First, the voltages are simply not available; only the 3.3 V required by the LVDS receiver is available. Second, in the case of LVPECL, where the $V_{CC}$ is the same for both the driver and receiver, potential differences between grounds becomes a factor. With a ground potential difference between the receiver and the remote receiver, the common-mode voltage can be significantly different from the nominal 1.8 V of the LVDS receiver.
and driver, the characteristic load voltage seen by the driver will not be the required \( V_{CC} - 2 \). The solution to the unavailability of voltages is ac termination. The ground noise problem is alleviated by the wide common-mode capabilities of the SN65LVDS33/34. Figures 6 and 7 depict the use of the SN65LVDS33/34 when the driver and receiver have different ground potentials and are separated by about 5 meters of CAT-5 cable. The eye pattern is shown in Figure 8. Table 6 shows that the SN65LVDS33/34 can tolerate a ground noise magnitude of 2.6 V for LVPECL, 1.1 V for PECL, and 2.3 V for NECL.

As mentioned earlier, the SN65LVDS33/34 receiver exceeds the EIA-644 requirement, and a resistor divider is not needed. With no resistor divider, \( R_1 \) simply needs to match the characteristic transmission line impedance of 50\( \Omega \). The value of \( R_3 \) was chosen to provide a resistor path to ground for the ECL driver. When the designer uses a pre-existing source termination, the important parameter is the output voltages. If the voltage levels exceed the inputs of the receiver, then a resistor divider is required at the receiver. The \( R_2 \) resistor is a small value and is intended to minimize any possible common-mode current reflections.

Continued on next page
Conclusion

The SN65LVDS33/34 has the versatility and capability to be interchanged with ECL receivers without any component addition (beyond the bias resistor networks used in standard ECL transmission). In Figure 9, where the output structure of the optical device is PECL, the SN65LVDS33/34 can be installed just as easily as a PECL receiver. Also, the termination structures in Figure 9 provide equivalent differential impedances of 100 Ω, the recommended value for LVDS terminations. In the future, if the output structure of the optical device is changed from PECL to LVDS, then the circuit could be re-used as shown in Figure 10. (The connections between R1 and VCC and the connections between R2 and GND would be removed, as shown in Figure 10.)

The idea of interfacing ECL to LVDS logic levels has been widely publicized, but the advantages of replacing ECL with LVDS are often not considered: +3.3-V operation, noise immunity, and low power consumption (which results in low EMI). Designers can now take into consideration the benefits of LVDS when upgrading legacy ECL systems, which no longer require the exclusive use of ECL receivers.
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is for personal use.

TI reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products
- Amplifiers: amplifier.ti.com
- Data Converters: dataconverter.ti.com
- DSP: dsp.ti.com
- Interface: interface.ti.com
- Logic: logic.ti.com
- Power Mgmt: power.ti.com
- Microcontrollers: microcontroller.ti.com

Applications
- Audio: www.ti.com/audio
- Automotive: www.ti.com/automotive
- Broadband: www.ti.com/broadband
- Digital control: www.ti.com/digitalcontrol
- Military: www.ti.com/military
- Optical Networking: www.ti.com/opticalnetwork
- Security: www.ti.com/security
- Telephony: www.ti.com/telephony
- Video & Imaging: www.ti.com/video
- Wireless: www.ti.com/wireless

Safe Harbor Statement: This publication may contain forward-looking statements that involve a number of risks and uncertainties. These “forward-looking statements” are intended to qualify for the safe harbor from liability established by the Private Securities Litigation Reform Act of 1995. These forward-looking statements generally can be identified by phrases such as TI or its management “believes,” “expects,” “anticipates,” “foresees,” “forecasts,” “estimates” or other words or phrases of similar import. Similarly, such statements herein that describe the company’s products, business strategy, outlook, objectives, plans, intentions or goals also are forward-looking statements.

Trademarks: All trademarks are the property of their respective owners.

Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265

© 2005 Texas Instruments Incorporated