A/D and D/A conversion of PC graphics and component video signals, Part 1: Hardware

Bart DeCanne
System/Applications & Strategic Marketing—Digital Video Products

Introduction
This first part of a two-part article describes a design for the digitizing of component video signals, either sourced from a PC (PC graphics) or from a consumer video device (DVD, set-top box) that provides a component video output. First the characteristics of these signals are explained. Then we introduce the hardware of the THS8083 evaluation module (EVM) and a reference design for both A/D and D/A conversion. Finally, we explore some typical analog issues that affect the hardware, such as color spaces, video clamping, and its dependence on the color space used. We show an analog color space conversion circuit as a practical design example.

In the next issue of Analog Applications Journal, we will examine the functionality of the programmable logic device (PLD) on this board, the functionality of the PC configuration software, and its communication protocol with the board.

Video signal characteristics
There are two possibilities for analog video representation: composite vs. component video. In composite video, as shown in Figure 1, the color information is phase modulated onto a subcarrier such that the complete color spectrum is represented by a 360-degree phase shift. The luminance of the video signal is amplitude-modulated, while the color information is added by phase modulation of a subcarrier. This is the classical representation of NTSC/PAL or SECAM standard-definition TV. This video representation will not be discussed further here. PC graphics and high-definition TV (HDTV), on the other hand, use a component video format: the amplitude of three color component signals represents the relative intensities of three primary colors (Red/Green/Blue). This will be described later in this article.

A second characteristic of video signals is the way their timing is transferred—either as dedicated timing signals, signaling horizontal (Hsync) and vertical (Vsync) synchronization, or embedded within at least one of the color components. In the latter case, the sync information is composite; i.e., it contains both horizontal and vertical sync information. In order to synchronize the receiver, sync extraction is required of the composite sync from the color component (typically the Green or luminance channel) that embeds it. Subsequently this composite sync is separated into Hsync and Vsync.

Dedicated timing is used in PC graphics environments, while embedded composite sync is generally used for analog component video, including the analog representation of an HDTV signal.

Furthermore, in the case of PC graphics, Hsync and Vsync can differ in polarity. Figure 2 shows the nomenclature for defining typical timings for PC graphics signals. Each horizontal line is composed of FP, ST, BP, LB, AV, and RB, which denote, respectively: front porch (of sync), sync tip, back porch (of sync), left border, active video, and right border. Replace “left” and “right” with “top” and “bottom” for the vertical timing definitions. Tables 1 and 2

Continued on next page
Continued from previous page

Table 2. Vertical parameters of XGA (1024 x 768) PC graphics formats

<table>
<thead>
<tr>
<th>RESOLUTION</th>
<th>V_FP (lines)</th>
<th>V_ST (lines)</th>
<th>V_BP (lines)</th>
<th>V_AV (lines)</th>
<th>V_TOT (lines)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1024 x 768</td>
<td>3</td>
<td>6</td>
<td>29</td>
<td>768</td>
<td>806</td>
</tr>
<tr>
<td>1024 x 768</td>
<td>3</td>
<td>6</td>
<td>29</td>
<td>768</td>
<td>806</td>
</tr>
<tr>
<td>1024 x 768</td>
<td>1</td>
<td>3</td>
<td>28</td>
<td>768</td>
<td>800</td>
</tr>
<tr>
<td>1024 x 768</td>
<td>1</td>
<td>3</td>
<td>36</td>
<td>768</td>
<td>808</td>
</tr>
</tbody>
</table>

define these parameters for the popular XGA (1024 x 768) PC formats (the border parameters are all 0 and therefore not listed). We can see that, depending on the vertical rate (frame rate, refresh rate), the total number of pixels per line (H_TOT) or total number of lines per frame (V_TOT) can be different and also that the sync polarities are different. Fvert, Fhor, and Fpixel show the vertical (frame) rate, horizontal (line) rate, and pixel clock of the video format.

Figure 3. THS88083EVM block diagram

THS8083EVM features

Video input
- Analog PC-type input from standard VGA connector or 5 BNC-type connectors (R or Pr, G or Y, B or Pb, Hsync, Vsync).

Video output
- Analog PC-type output to standard VGA connector or to 5 RCA-type connectors (R or Pr, G or Y, B or Pb, Hsync, Vsync).
- Video output carries separate sync signals (HS, VS) and Data Enable outputs, programmable in position, width, and polarity.
- Digital 3-V TTL/CMOS output to a flat-panel XGA-resolution display.
- Digital LVDS (Flatlink™) output to a flat-panel XGA- or SXGA-resolution display (not currently stuffed on board).

Control
- PC control via interface to standard PC parallel port for configuration and control.

Video processing
- A/D of PC graphics and component video input. All image formats up to 4096 pixels/line are supported.
- Programmable digital timing generation to flat-panel display for image centering of the active video window.
- D/A conversion of digitized input video image for monitoring image quality on a regular display accepting analog signals.
- Optional YCbCr to RGB color space conversion on the analog output.
**THS8083EVM—a reference platform for component video and PC graphics A/D and D/A conversion**

Figure 3 shows the block diagram of an evaluation module built around the THS8083, a triple 8-bit, 95-MSPS ADC for digitizing PC graphics or component video, and THS8134, a triple 8-bit video DAC.

The block diagram shows two ADCs, designated “Top” and “Bottom,” for a “ping-pong” approach in which each ADC takes up the digitization at half the pixel clock, essentially boosting supported input format pixel clocks to 2x the maximum speed of the ADC. While the EVM board is provided for this, currently only a single ADC is stuffed. The output data of the THS8083 is fed via damping series resistors to limit switching noise of the digital output drivers from coupling back into the analog input, which would otherwise cause reflections on the display. Buffers feed the digital output connector from the top part. The video data is also sent to the serializing LVDS transmitter that feeds a second digital output; therefore, this board can be hooked up to LCD panels accepting parallel data as well as panels accepting LVDS serial data (there is no single standard for LCD panel interfaces in practice*).

An LCD panel also typically requires Hsync, Vsync, and Data Enable signals. Data Enable frames the active video window of the complete frame; i.e., only the viewed portion of the video frame is actually driven (unlike CRT tubes, there is no blanking time on LCD panels). These control signals are generated in the complex programmable logic device (CPLD) on the board. This design will be described in more detail later in this article.

**Figure 4. THS8083EVM with LCD panel**

The data of the top ADC also feeds the THS8134 DAC. Note that 48 signal lines are provided from each ADC, since each ADC has three double-pixel-width buses (3 channels x 8 bits x 2). The DAC has only 3 x 8 input signals. For the DAC to work, the 24-bit output needs to be selected.

The DAC’s output is either fed directly to the VGA output connector, in case the RGB input was converted, or sent through an analog color space conversion circuit. This circuit implements a conversion from the YPbPr to the RGB domain, and its design is discussed in more detail in the next paragraph. The intended use is for applications in which YPbPr analog video (as available from, for example, a DVD player or set-top box with component output), is sent to the board and an RGB output is desired.

While not shown in Figure 3, the THS8083 has built-in functionality for separating the embedded composite sync from the Y channel. Note that the ADC only extracts the sync. In video terminology, it “slices” the Y channel at a level below blanking to extract the sync; it does not separate the composite sync into Hsync and Vsync components. Since the extracted sync can be fed through the CPLD, and the CPLD can be used as a source for the Hsync/Vsync to THS8083, it is in principle possible to design this function into the CPLD. However, the current firmware does not implement this. Figure 4 shows a picture of this EVM hooked up to a flat-panel display.

**Video clamping and color space conversion**

Video clamping and color space conversion are two video processing functions implemented on the analog video input by the THS8083EVM.

Clamping refers to a dc restoration of an ac-coupled signal. The circuit receiving the ac-coupled signal provides a dc bias to the signal in such a way that, during a period in which the amplitude of the signal is known, its dc level is fixed. In the case of video signals, the amplitude is known during the blanking period. Figure 5 shows the position of the blanking level during the back porch of the horizontal sync in the case of the R’G’B’Y’ signals** and in the case of the color difference signals Pb’Pr’. Since by definition the color differences can go higher or lower than the blanking level, a circuit that is designed to receive both color spaces (R’G’B’ vs. YPbPr’) needs to have a configurable blanking level on at least two channels. THS8083 has an

*The current EVM version available from TI is populated for XGA/HDTV resolution only, without LVDS output.

**The ‘(prime) notation indicates that these signals are gamma-corrected.

Continued on next page
Continued from previous page

internal clamping circuit for either bottom-level (R’G’B’Y’) or mid-level (Pb’Pr’) clamping, selectable via an I2C register. Therefore, on the THS8083EVM, R’G’B’ or Y’Pb’Pr’-type input component video signals can be fed directly to the device’s input channels by using coupling capacitors with no additional processing.

How do we convert between both color spaces? We will look at the case converting Y’Pb’Pr’ HDTV signals to an R’G’B’ format suitable for display on an LCD panel or CRT display.

The matrix to convert from Y’Pb’Pr’ to R’G’B’ is:

\[ E'_R = E'_Y + 1.575 E'_Pr, \]
\[ E'_G = E'_Y - 0.468 E'_Pr - 0.187 E'_Pb, \]
\[ E'_B = E'_Y + 1.856 E'_Pb, \]

where \( E' \) denotes a gamma-corrected normalized intensity level between 0 and 1.

Using the following notes, the user can verify that the circuit implements this conversion.

Red channel
In Figure 6, \( X = Pr(1 + R2/R1) \), and \( [(R – X)/R3] + [(R – 2Y)/R3] = 0 \). Therefore, \( R = Y + Pr/2(1 + R2/R1) \). From comparison to Equation 1, we need \( R2/R1 = 2.15 \). If we let \( R2 = 1300 \), \( R3 = 499 \), and \( R4 = 649 \), then \( R1 = 604 \).

Blue channel
Use the same circuit to arrive at \( B = Y + Pb/2(1 + R2/R1) \). From comparison to Equation 3, we need \( R2/R1 = 2.71 \). If we let \( R2 = 1300 \), \( R3 = 499 \), and \( R4 = 649 \), then \( R1 = 475 \).

Green channel
We derive Thevenin equivalents for both circuits in Figure 7, as shown. The top equivalent is straightforward. The bottom equivalent becomes
\[ W2 = R9/(R8 + R9)W1 = -(R7 R9)/(R6(R8 + R9))Pb. \]
\[ Z = (R8 || R9)+R5. \]

If we let \( R8 = 768 \) and \( Z = 1000 \), then \( R5 = 499 \). If \( R1 = 499 \), then \( R2 = 931 \); and if \( R6 = 931 \), then \( R7 = 1430 \).

Conclusion
This article introduced a generic hardware platform for digitizing PC graphics and component video built around THS8083 and THS8134. It also described the hardware of the EVM and gave a design example of a color space conversion circuit implemented in the analog domain (obviously, the 3 x 3 matrixing could also be implemented in the digital domain prior to D/A conversion).

In the next issue of Analog Applications Journal, we will discuss the CPLD design, the communication protocol and PC software, and the software implementation of a white-balance control mechanism for accurate channel-to-channel gain and offset matching.

Related Web sites

www.dataconverter.com
www.ti.com/sc/device/ths8083
www.ti.com/sc/device/ths8134
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<table>
<thead>
<tr>
<th>Products</th>
<th>amplifier.ti.com</th>
<th>dataconverter.ti.com</th>
<th>dsp.ti.com</th>
<th>interface.ti.com</th>
<th>logic.ti.com</th>
<th>power.ti.com</th>
<th>microcontroller.ti.com</th>
</tr>
</thead>
</table>

Safe Harbor Statement: This publication may contain forward-looking statements that involve a number of risks and uncertainties. These “forward-looking statements” are intended to qualify for the safe harbor from liability established by the Private Securities Litigation Reform Act of 1995. These forward-looking statements generally can be identified by phrases such as TI or its management “believes,” “expects,” “anticipates,” “foresees,” “forecasts,” “estimates” or other words or phrases of similar import. Similarly, such statements herein that describe the company’s products, business strategy, outlook, objectives, plans, intentions or goals also are forward-looking statements. All such forward-looking statements are subject to certain risks and uncertainties that could cause actual results to differ materially from those in forward-looking statements. Please refer to TI’s most recent Form 10-K for more information on the risks and uncertainties that could materially affect future results of operations. We disclaim any intention or obligation to update any forward-looking statements as a result of developments occurring after the date of this publication.

Trademarks: Flatlink is a trademark of Texas Instruments Incorporated. All other trademarks are the property of their respective owners.

Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265

© 2005 Texas Instruments Incorporated