Data-rate independent half-duplex repeater design for RS-485

By Thomas Kugelstadt
Applications Engineer

A question frequently posed by engineers is how to design a data-rate independent half-duplex repeater for RS-485 applications. Examples include designing a long-haul network beyond the suggested maximum cable length of 1200 m, adding long stubs to an existing network, or designing a network using a star topology. The data rates applied can vary between systems from 10 kbps up to 200 kbps.

Ground-potential differences (GPDs) between remotely located nodes can assume voltages exceeding the maximum common-mode voltage range of most bus transceivers, making galvanic isolation necessary between the network node electronics and the bus.

In Reference 1, the characteristic for cable length versus data rate suggests that a maximum cable length of 1200 m, or about 4000 ft, should be used (Figure 1). At this length, the resistance of the commonly applied 120-Ω, AWG24 unshielded twisted-pair (UTP) cable approaches the value of the termination resistor and reduces the bus signal swing by half, or 6 dB.

In RS-485 literature, transceiver datasheets often show a full-duplex repeater design for simplicity’s sake. In long-haul networks, however, it is undesirable to run a full-duplex cable for thousands of meters because cable and wiring are very expensive.

To operate an extended long-haul network in half-duplex mode, implementing a half-duplex repeater is a must. A system block diagram is shown in Figure 2. Because a half-duplex repeater interfaces to two bus segments, the repeater must comprise two separate transceivers, each connecting to its respective bus via signal isolators, and a control logic isolated from both transceiver sections. The control logic performs timely enabling and disabling of the repeater’s driver and receiver sections. This is initiated by the incoming data signal from either direction.
The two most commonly applied timing-control methods are the one-shot circuit in Figure 3 and the inverting buffer with a time delay in Figure 4. To ensure correct switching behavior, both methods require defined start conditions after power up and bus idling. This is accomplished through fail-safe biasing resistors, $R_{FS}$, which create a fail-safe voltage, $V_{FS}$, above the receiver input sensitivity of $V_{FS} > +200 \text{ mV}$ when no transceiver is actively driving the bus.

A run-through of the one-shot circuit’s functional sequence (numbered here and in Figure 3) clarifies the repeater operation:

1. During bus idling, the receiver outputs of both repeater ports are high due to $V_{FS}$. Thus, both transceivers hold each other in receive mode.

2. Next, the arriving start bit of an incoming data packet on port 1 drives the output of RX$_1$ low. This transition triggers the one-shot circuit, driving its output high and enabling driver DR$_2$.

3. The time constant, $R_D \times C_D$, must be so calculated that the one-shot circuit’s output remains high for the entire time of the data packet.

4. DR$_2$ continues driving bus 2 for the duration of the one-shot time constant. XCVR$_{OUT}$ represents the receiver output state of a remote transceiver on bus 2. Note that while DR$_2$ is enabled, the pull-up resistor, $R_{PU}$, pulls the disabled receiver’s (RX$_2$’s) output high in order to keep RX$_1$ enabled.

A drawback of this solution is that the R-C time constant depends on the data-packet length and the data rate at which the signal is transmitted. Also, one-shot circuits are sensitive to noise transients, which can cause false triggering and repeater breakdown.
Nevertheless, one-shot circuits are used often in interface bridges such as RS-232 to RS-485 converters. These converters directly connect an RS-485 network to the RS-232 ports of older PCs or RS-232-controlled machinery.

A more robust and data-rate-independent alternative to the one-shot circuit is timing control through an inverting Schmitt-trigger buffer with different charge and discharge times. The underlying principle is to actively drive a bus during logic-low states and to disable the driver during logic-high states. The enabling and disabling sequences then occur on a per-bit basis, which makes the repeater function independent of data rate and packet length.

A run-through of the inverter-controlled repeater’s functional sequence (numbered here and in Figure 4) clarifies its operation:

1. During bus idling, the receiver outputs of both repeater ports are high due to $V_{FS}$. The delay capacitor, $C_D$, is fully charged, driving the inverter output low to maintain the transceiver in receive mode.

2. Then a low bit on bus 1, driving the output of RX$_1$ low, rapidly discharges $C_D$ and enables driver DR$_2$.

3. When the bus voltage turns positive ($V_{Bus} > 200$ mV), the output of RX$_1$ turns high, which drives DR$_2$’s output high and slowly charges $C_D$ via $R_D$. The minimum time constant ($R_D \times C_D$) must be so calculated that at the maximum supply voltage, $V_{CC(max)}$, and the minimum positive inverter input threshold, $V_{TH+(min)}$, the delay time, $t_D$, exceeds the maximum low-to-high propagation delay, $t_{PLH(max)}$, of the driver by, say, 30%. For example, given a capacitance of $C_D = 100$ pF, the required resistance value for $R_D$ is

$$R_D = \frac{1.3 \times t_{PLH(max)}}{C_D \times \ln \left(1 - \frac{V_{TH+(min)}}{V_{CC(max)}}\right)}.$$

4. The driver enable time is extended by the delay time ($t_D$) versus the actual data-bit interval to establish a valid high signal on the bus. This is done prior to switching from transmit to receive mode in order to keep the receiver output continuously high. Because the propagation delays of receivers are shorter than those of drivers, it is impossible for the receiver to turn low, not even for a short instant. Once the driver is disabled, the external fail-safe resistors bias bus 2 to above 200 mV, which is seen by the active receiver as a defined high.

5. The differential output voltages on bus 2 are $V_{OD} = V_{FS} > +200$ mV during an idle bus, $V_{OD} < 1.5$ V for a low bit, and $V_{OD} > 1.5$ V for the time delay ($t_D$) at the beginning of a high bit. Afterwards, $V_{OD} = V_{FS} > +200$ mV for the remainder of a high bit.

Again, XCVR$_{OUT}$ represents the receiver output state of a remote transceiver on bus 2. While legacy repeater designs typically were limited to data rates of 10 kbps, modern transceivers with shorter propagation delays allow for higher data rates of up to 100 kbps and more.

For simplicity, the repeater discussion has so far excluded the important aspect of galvanic isolation. However, in long-haul networks—the main application field of repeaters—large ground-potential differences (GPDs) between network nodes are common. These GPDs present themselves as large common-mode voltages across the transceiver inputs and can damage a device if not eliminated through galvanic isolation. When a transceiver’s bus circuitry is isolated from its control circuitry, the bus system is floating and independent from a local node’s ground potential.

Figure 2 shows the driver and receiver section of a bus node being isolated from the node’s control circuitry. However, in the case of the repeater, dual isolation is required because the inner control logic must be isolated from bus 1 and bus 2. Furthermore, the two buses must
be isolated from each other. A repeater circuit accomplishing this is shown in Figure 5, accompanied by its bill of material (BOM) in Table 1. The circuit uses two isolated RS-485 transceivers, each requiring a separate, isolated supply, $V_{ISO}$, derived from the central 3.3-V supply of the control section (Figure 6).

**Conclusion**

A repeater can be used as a bus extender or a stub extender. For a bus extender, a repeater builds the end of one bus and the beginning of another. This allows a fixed installation of failsafe and termination resistors at both ports. When a repeater is used as an extender for long stubs, however, it can be located anywhere in the network. In this case the resistors at the port side connecting to the bus should be removed, while the resistors at the stub port can remain installed.

**Reference**


---

**Table 1. BOM for the repeater’s signal path**

<table>
<thead>
<tr>
<th>DESIGNATOR</th>
<th>FUNCTION</th>
<th>DEVICE/VALUE</th>
<th>SUPPLIER</th>
</tr>
</thead>
<tbody>
<tr>
<td>U1, U2</td>
<td>Isolated half-duplex transceiver</td>
<td>ISO1410</td>
<td>Texas Instruments</td>
</tr>
<tr>
<td>U3</td>
<td>Dual Schmitt-trigger inverter</td>
<td>SN74LVC2G14DBV</td>
<td>Vishay</td>
</tr>
<tr>
<td>RPU</td>
<td>Pull-up resistor</td>
<td>4.7 kΩ</td>
<td></td>
</tr>
<tr>
<td>RFS</td>
<td>Fail-safe resistor</td>
<td>348 Ω</td>
<td></td>
</tr>
<tr>
<td>RT</td>
<td>Termination resistor</td>
<td>120 Ω</td>
<td></td>
</tr>
<tr>
<td>RD</td>
<td>Delay resistor</td>
<td>10 kΩ</td>
<td></td>
</tr>
<tr>
<td>CS</td>
<td>Storage capacitor</td>
<td>10 µF</td>
<td></td>
</tr>
<tr>
<td>CB</td>
<td>Bypass capacitor</td>
<td>0.1 µF</td>
<td></td>
</tr>
<tr>
<td>CD</td>
<td>Delay capacitor</td>
<td>100 pF</td>
<td></td>
</tr>
<tr>
<td>DD</td>
<td>Discharge diode</td>
<td>1N4448</td>
<td></td>
</tr>
</tbody>
</table>

**Related Web sites**

www.ti.com/iso

www.ti.com/product/partnumber Replace partnumber with SN6501 or SN74LVC2G14

---

**Figure 5. Dual isolated half-duplex repeater**

**Figure 6. Design for dual isolated power supplies**
TI Worldwide Technical Support

TI Support
Thank you for your business. Find the answer to your support need or get in touch with our support center at

www.ti.com/support

China: http://www.ti.com.cn/guidedsupport/cn/docs/supporthome.tsp
Japan: http://www.tij.co.jp/guidedsupport/jp/docs/supporthome.tsp

Technical support forums
Search through millions of technical questions and answers at TI's E2E™ Community (engineer-to-engineer) at
e2e.ti.com

China: http://www.deyisupport.com/
Japan: http://e2e.ti.com/group/jp/

TI Training
From technology fundamentals to advanced implementation, we offer on-demand and live training to help bring your next-generation designs to life. Get started now at

training.ti.com

Japan: https://training.ti.com/jp

Important Notice: The products and services of Texas Instruments Incorporated and its subsidiaries described herein are sold subject to TI's standard terms and conditions of sale. Customers are advised to obtain the most current and complete information about TI products and services before placing orders. TI assumes no liability for applications assistance, customer’s applications or product designs, software performance, or infringement of patents. The publication of information regarding any other company’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated