**Power MOSFET failures in mobile PMUs: Causes and design precautions**

By Kern Wong  
Principal Applications Engineer

**Introduction**

Power MOSFETs in automotive systems and in mobile devices being charged or operated in automobiles may be subjected to harsh operating environments and intense transients from power equipment and transmitters. Moreover, caustic contaminants in the atmosphere and on exposed conductive surfaces of circuit boards can induce low-impedance paths. Over time, these low-impedance paths and transient events like overloading, electromagnetic coupling, and inductively induced spikes from the operating environment can cause destructive electrical overstress (EOS) conditions. Such conditions may cause a large current to flow across a MOSFET power switch in a very short time.

This article addresses special design considerations and failure analysis of high-frequency switchers and regulators employing external feedback components for mobile and automotive applications. The goal is to help familiarize designers with various mechanisms and circumstances that may lead to destruction of on-chip power switches. Techniques for averting and eliminating the effects of EOS conditions are discussed to help improve end-user products and PCB designs. This article also presents tips for conducting lab tests and suggests good engineering practices to obviate potential problems from occurring in high-density/ultracompact mobile designs.¹²

**Case studies**

In 2011, a designer reported a shorted NMOS switch in the step-down DC/DC converter of the Texas Instruments (TI) LM26484 PMU during in-house testing. This regulator was designed into a new instrumentation panel. The banks of LEDs powered by a buck converter were operating in light-load conditions. TI asked the designers to monitor the voltage at the supply pins around the clock for transients above 6 V. They confirmed that transient spikes were peaking at over 8 V for hundreds of nanoseconds, which occurred frequently. The device’s absolute maximum limit on the supply pin is $V_{IN} = 6$ V!

It was suspected that a parasitic NPN (formed by n+ (S), p– (well), and n+ (D) as shown in Figure 1) may have turned on hard when the p– (well) base biased up the emitter from n+ (S), a classic EOS scenario in power devices. Figure 2 shows an equivalent-circuit model of a MOSFET device with parasitic components.

---


Examining the PCB layout (Figure 3) revealed that the top traces of the power pins had a single via tapped into the power plane, and their longer tracks made the bypass capacitors ineffective. To prevent this situation from arising again, TI has suggested improved design guidelines. For example, adequately large bulk capacitors need to be added between the $V_{IN}$ and ground planes. Also, local bypassing needs to be augmented with additional capacitors covering broader frequency bands. These precautions, shown implemented in Figure 4, will keep large transients from stressing the PMU's integrated circuit.

A more involved solution for eliminating EOS is to place the bypass capacitors closer to the power and ground pins, as shown in Figure 5. Note that the power-ground tracks have been widened and include liberal use of larger vias. This recommendation became a viable solution for the customer.

In 2012, another customer reported experiencing some failures with another PMU of the same family that had dual buck converters and dual LDOs. The buck-converter switches either shorted out or opened soon after the system left the factory. This PMU was powered from a stepped-down supply in an automotive application. With many infotainment and safety systems becoming standard equipment in cars starting in 2014, the PMU production rate is projected to increase by approximately tenfold, creating a concern for all parties involved. Although no anomalies have been discovered in the customer’s rigorous testing for device- and board-level stress, some infrequent failures have occurred. In general, there are many known mechanisms and opportunities involved in vehicular applications that potentially could induce abnormal input-voltage transients, leading to device damage.

**Common causes of EOS**

Many EOS conditions on PMUs arise from inadequate design considerations or overlooking subtle parasitics in some systems. This is especially true in industrial/automotive applications, wherein unusual ambient conditions or differences in the electromechanical layout can manifest reliability issues. EOS can also be related to the manufacturing process, testing, and component aging.

The following discussion presents some of the most common EOS culprits. Appropriate design tips and suggestions are included to help designers eliminate EOS problems. A typical means of identifying failure mechanisms is well-documented. It is strongly suggested that readers seeking more information also study the physics of failure via failure-mode mechanisms and effects analysis (FMMEA).
**EOS caused by battery and wiring in automotive applications**

Whenever a vehicle's 12-V battery voltage falls too low, as in cold weather and cranking operations, the onboard PMU’s control, timing, and decision-making circuits may malfunction before undervoltage lockout (UVLO) comes to its rescue. As a result, undesirable effects such as shoot-through and disengaged clamping can stress the MOS switches and cause permanent damage over time.

High-voltage, fast edge-rate transients are another commonly encountered cause of instantaneous device damage. Another example, load dumping, is when the 12-V battery is momentarily removed from the alternator connection. Due to the inductive effect from the long wirings involved, the loads can experience a sudden increase in potential at over 100 V, which may last for hundreds of milliseconds before it decays to normal levels.

High-voltage spikes in fast transients can propagate from the MOSFET’s drain terminal to the gate via terminal capacitance. This can rapidly bias up the gate, potentially leading to runaway conditions. Normally, slightly exceeding the recommended maximum operating supply voltage might not be a destructive event. However, when the supply voltage exceeds the maximum level and sustains sufficient energy, it can cause the device to short-circuit in a few nanoseconds or lead to an avalanche breakdown. Moreover, loose or poorly secured battery-cable connections can manifest similar high-voltage transients if subjected to strong and abrupt mechanical vibrations.

**Inadequate or poor power-supply bypassing**

Inadequate supply bypassing can cause abnormal operation that may lead to shoot-through stress from timing issues. A proper bypass capacitor must have a voltage rating that adequately covers peak voltage transients. Leakage and parasitic inductance from traces are among the sources that cause the largest, most severe L(di/dt) overstress pulses created at the pulsing terminal of a switcher. These high-energy pulses can lead to device breakdown as previously described. Hence, taking proper precautions to eliminate unwanted inductive paths is imperative. For example, bypass capacitors should be placed as close as possible to the device rail pins. A thick metal trace should be used as much as is allowable on all high-transient paths to further cut down parasitic inductance. Finally, transient-suppressing elements or similar techniques should be used as appropriate to attenuate potentially destructive high-voltage spikes.

**Shorted output from overloading and/or a defective load capacitor**

When a switcher’s output current (I\text{OUT load}) exceeds the rated limit, built-in protection circuits usually prevent any immediate damage to the device. However, frequent overcurrent events can lead to accumulated EOS conditions, which over time may cause permanent device damage. Such damage is associated with the finite delay time, typically in the range of microseconds, required before the protection circuit kicks into action. Other than true loading shorts, a defective output capacitor can effect a low-impedance path that creates a dynamic short-circuit current in parallel with the maximum loading—thus producing another continuous EOS condition.

**Temporary high-overcurrent operation with synchronous switches**

The MOSFET body diode generally has a long reverse recovery time compared to that of the MOSFET switch itself. If the body diode of one MOSFET is still conducting when the opposing complementary device has switched on, then a short-circuit condition similar to shoot-through occurs. This can happen due to timing issues from parasitics or from the circuit or device design (see Figures 1 and 2). Furthermore, internal parasitic inductance and capacitance can store energy that, under certain conditions, additional current may freewheel through the body diodes of the FET switches as one turns off and the other turns on. This is the classic parasitic-capacitance mechanism, C(dv/dt), with high-speed switching that can lead to continuous high-peak-current transients with no dependence on load conditions.

This type of EOS increases dramatically when coupled with power-rail integrity issues as discussed before. The circumstance can be improved or eliminated with more accurate design and simulation of the power-train circuitry and/or by augmenting protective devices, such as a Schottky diode across the drain and source of the MOSFET. Using a Schottky diode is a proven technique to prevent the body diode from being turned on by the freewheeling current. Eliminating excessive undershooting below ground that could cause noise and turning on parasitic pn junctions also lends another benefit—the Schottky diodes may moderately increase switcher efficiency.

**Device-failure verification and analysis**

Failure analysis (FA) utilizes visual inspection, impedance measurements, X-rays, SAT.Sam, emission hot-spot OBIRCH analysis, SEM, and SCM tools and techniques, etc., to identify failure-mode mechanisms and root causes of device failure. Failure analysis also examines whether general oversights in a customer’s design or manufacturing process may be the cause. When the cause is identified, TI issues relevant advisory and containment actions to internal and external customers to help prevent failure from reoccurring.

**Failure-mode mechanisms**

1. **Electrostatic-discharge (ESD) destruction or gate surge:**

Device-junction or oxide-rupture damage (a short or leakage) can occur as a result of improper handling during assembly and testing of the device and system. These mechanisms introduce electrostatic charges onto the device and/or create external high-voltage surge events that reach the switch circuit.

For example, an ESD event between a fingertip and the communication-port connectors of a cell phone or tablet may cause permanent system damage. As processor technology nodes continue to shrink, device-level ESD
protection becomes inadequate on a system level. A transorb, or a transient-voltage suppressor such as TI’s TPD1E10B06 protection diode, is a good remedy.

2. Wear-and-tear mechanisms:
- A die fracture may occur in extreme temperature cycling
- Over time, high-voltage stress may induce dielectric breakdown that will become a gate-oxide short circuit
- Wire bond and metal routes can open due to EOS from current overload, etc.
- A voltage transient on the supply lines can cause damage to passive and active devices on the die

3. PCB elements and environment:
- A circuit failure may occur due to humidity, presence of a contaminant, or filament becoming conductive
- A die fracture may occur due to shock, vibration, material fatigue, etc.
- Loss of polymer strength, known as glass transition failure, may occur under high-temperature stress
- Bypass and load capacitors may be leaky or shorted
- Inductor windings may short-circuit due to wear and tear of insulation under high-temperature stress or mechanical vibration

4. Component aging and inadequacy:
Because aging components may contribute to MOSFET failures even if they initially meet datasheet specifications, manufacturing and product-engineering departments are encouraged to perform testing and burn-in of parts at ratings slightly above datasheet limits. This ensures that marginal devices with inherent wafer-defect density and random process-related issues are weeded out. It may be better to lose some yield at production than to be accountable for and spend valuable resources on field failures later on.

Failure-analysis results
In the 2012 case study mentioned earlier, where the switch’s drain and source channels were fused together in an automotive application, the customer could not determine that the PMU IC, the circuit board, or the subsystem had a reliability problem. Each was rigorously tested and stressed beyond specification limits, and no failure ever surfaced. The culprit might have been the layout; the electrical plumbing; the system installation; and/or the operating conditions, such as cold cranking, a weak battery, or intermittent connection of long/loose power cabling.

Because the customer and its subcontractors were unable to reproduce the initial failure in their lab, they needed confirmation and sought assistance from TI. Examples of in-house failure-analysis results are depicted in Figures 6 and 7.

Failure analysis suggested that the burn marks reflected in the deprocessed dies were likely the consequence of EOS conditions. To validate this assumption, it was demonstrated that the failures could be induced in lab setups for (1) 5-V operation and (2) start-up conditions. By using a Keithley 2420 3-A source meter—a versatile power supply whose amplitude, frequency, and on/off times can be programmed—\( V_{\text{IN}} \) was programmed at 5 V and injected with a 50-ms pulse that repeated at 100-ms intervals. With loading at 200 mA and above, the pulse amplitude was increased at 0.5-V increments at 5-minute intervals until abnormal current was observed. The part was then decapped to visually confirm EOS. The results revealed that when the peak-to-peak pulse voltage reached approximately 7.5 V or more, the switches shorted out. Moreover, if pulses were to peak further to 9 V, the ESD structure might also be damaged.
Reproducing a short circuit from the switches during start-up was more challenging, however. With a bench supply cycling the buck converters on and off, \( V_{IN} \) issued relatively slow and smooth start-up transients and settled in at about 6 ms (Figure 8). Even with the supply set to slightly over 7 V, the switchers did not fail over days of stress testing.

In order to make the operation mimic in-vehicular conditions more closely, the cable length between the supply and the device was increased from about 30 cm to about 1.5 m. These longer wires, typically routed from the 12-V battery to the device, created more inductance. Furthermore, the soft power cycling from the power supply was replaced with a mechanical toggle switch such that the mechanical bounce and chatter behaved more like transients introduced by mechanical relay contacts (Figure 9).

The tests were conducted with the power-supply output set at 5.0 V, then the toggle switch was flip-flopped 20 times. If no overcurrent failure was detected, the supply voltage was increased by 0.2 V, the switch was again toggled on and off 20 times, and the process repeated until the part failed. The result was a stunning success! The buck converter’s high- or low-side switch became shorted with the power-supply output at about 7.5 VDC. The \( V_{IN} \) pins monitored with a 10-pF probe exhibited faster turn-on transients, which caused an overshoot above 11 V in 20 \( \mu \)s. The actual \( L(dI/dt) \) could have been a lot higher, creating a repeatable destructive EOS condition. The customer was elated that this bench setup replicated the same failures as in the field.

**Conclusion**

This article has discussed common device-failure mechanisms related to MOSFET transistors in integrated power-management and voltage-regulator circuits. General precautions, specific PCB layout techniques, and component-selection tips have been presented to help mitigate and eliminate EOS concerns. It is hoped that this article will help system and PCB designers be aware of the EOS effects of seemingly benign parasitic elements that can be subjected to transients in the PMU operating environment.

Product and field support personnel may also find this article useful for understanding the cause and effect of EOS to facilitate their interface with customers.

**Acknowledgments**

The author thanks Ann Cocannon, Steven Jacobson, ChiYoung Kim, Maxwell Goodman, Andy Strachan, and Gavin Kirihara for their valuable input and support.

**References**


**Related Web sites**

Power Management:
- [www.ti.com/power-aaj](http://www.ti.com/power-aaj)
- [www.ti.com/lm26484-aaj](http://www.ti.com/lm26484-aaj)
- [www.ti.com/tpd1e10B06-aaj](http://www.ti.com/tpd1e10B06-aaj)

Subscribe to the AAJ:
- [www.ti.com/subscribe-aaj](http://www.ti.com/subscribe-aaj)
**TI Worldwide Technical Support**

**Internet**

**TI Semiconductor Product Information Center**

Home Page

Support.ti.com

**TI E2ETM Community Home Page**

e2e.ti.com

**Product Information Centers**

**Americas**

Phone: +1(512) 434-1560

Brazil

Phone: 0800-891-2616

Fax: +1(972) 927-6377

Internet/Email: support.ti.com/sc/pic/americas.htm

**Mexico**

Phone: 0800-670-7544

**Europe, Middle East, and Africa**

European Free Call: 00800-ASK-TEXAS

(00800 275 83927)

International: +49 (0) 8161 80 2121

Russian Support: +7 (49) 95 98 10 701

**Asia**

Phone

International: +91-80-41381665

Domestic: Toll-Free Number

Note: Toll-free numbers do not support mobile and IP phones.

Australia: 1-800-999-084

China: 800-820-8682

Hong Kong: 800-96-5941

India: 1-800-425-7888

Indonesia: 001-803-8861-1006

Korea: 080-551-2804

Malaysia: 1-800-80-3973

New Zealand: 0800-446-934

Philippines: 1-800-765-7404

Singapore: 800-886-1028

Taiwan: 0800-006800

Thailand: 001-800-886-0010

Fax: +8621-23073686

Email: tiasia@ti.com or ti-china@ti.com

Internet: support.ti.com/sc/pic/asia.htm

**Japan**

Phone

Domestic: 0120-92-3326

Fax

International: +81-3-3344-5317

Domestic: 0120-81-0036

Internet/Email

International: support.ti.com/sc/pic/japan.htm

Domestic: www.ti.co.jp/pic

**Important Notice:** The products and services of Texas Instruments Incorporated and its subsidiaries described herein are sold subject to TI's standard terms and conditions of sale. Customers are advised to obtain the most current and complete information about TI products and services before placing orders. TI assumes no liability for applications assistance, customer’s applications or product designs, software performance, or infringement of patents. The publication of information regarding any other company’s products or services does not constitute TI's approval, warranty or endorsement thereof.

© 2013 Texas Instruments Incorporated

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer’s risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio: www.ti.com/audio
Amplifiers: amplifier.ti.com
Data Converters: dataconverter.ti.com
DLP® Products: www.dlp.com
DLP® Products: dsp.ti.com
Clocks and Timers: www.ti.com/clocks
Interface: interface.ti.com
Logic: logic.ti.com
Power Mgmt: power.ti.com
Microcontrollers: microcontroller.ti.com
RFID: www.ti-rfid.com
OMAP Applications Processors: www.ti.com/omap
Wireless Connectivity: www.ti.com/wirelessconnectivity

Applications

Audio and Video: www.ti.com/automotive
Communications and Telecom: www.ti.com/communications
Computers and Peripherals: www.ti.com/computers
Consumer Electronics: www.ti.com/consumer-electronics
Energy and Lighting: www.ti.com/energy
Industrial: www.ti.com/industrial
Medical: www.ti.com/medical
Security: www.ti.com/security
Space, Avionics and Defense: www.ti.com/space-avionics-defense
Video and Imaging: www.ti.com/video

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated