Managing pixel-clock input jitter for more robust serial-link communications

By Jason Syu
Validation Engineer

Introduction

Modern-day automotive systems are packed with image sensors and displays for better driver safety and for enhanced infotainment. In many of these applications, large amounts of video data are transferred from the peripheral of the car to the central electrical control unit (ECU) for further processing. Examples of advance driver assistant systems (ADAS) are shown in Figure 1. A FPD-Link III SerDes chipset from Texas Instruments, such as the DS90UB933 and DS90UB964, utilizes a serializer to transport the video data from an image sensor at the vehicle’s periphery and sends the image data through a coaxial cable to the deserializer near the ECU for image processing and decision making. To design a robust communication link between a serializer, cable and deserializer, it is important to understand the effect of different jitter components in the system.

Serializer

Figure 2 illustrates a block diagram of a typical serializer. A serializer utilizes a PLL to phase lock to the reference pixel-clock input to derive the high-speed clock for clocking out the high-speed serial data. Depending on the source of the clock input, whether it comes from an image sensor or a graphics processor, there is going to be some jitter modulated onto the pixel-clock input to the serializer. That jitter will go through the PLL’s jitter-transfer function, and a portion of that jitter will show up on the high-speed serial data.
A typical serializer PLL has a low-passing jitter transfer function. The low-passing characteristic indicates that low-frequency jitter components pass through with minimal attenuation while high-frequency jitter components are attenuated from the input reference clock source. Figure 3 illustrates the magnitude response of a second-order jitter-transfer function. The passband of the PLL starts from low frequency all the way to the –3-dB bandwidth. The stopband refers to frequency range that is –40 dB or more. The transition region is the frequency range between the passband and the stopband.\(^2\)

In the case where both the channel mismatch and inter-symbol interference jitter (ISI) are minimized, the transmitter output jitter consists of the jitter transferred from the pixel-clock input, and the serializer's intrinsic jitter. The transferred jitter can be approximated as the input clock jitter attenuated by the low-pass transfer function of the serializer PLL. From Figure 3, the transferred output jitter is predominantly lower frequency within the passband. In the transition region (jitter frequency between \(\omega_0\) and \(10 \omega_0\)), less jitter is transferred to the output. In the stopband, the higher-frequency jitter components are totally suppressed by the low-pass response of the PLL. In addition to the transferred jitter, there are some intrinsic jitters from the serializer itself. The intrinsic jitter consists of random jitter, a small amount of periodic jitter or data-dependent jitter due to the finite bandwidth of the output driver.

Hardware engineers can manage the jitter amplitude and jitter frequency of the pixel clock to ensure the downstream deserializer is able to lock and sample onto the serializer output.

**Serial link**

Figure 4 shows the signal path of a serial link consisting of a serializer, cable and deserializer. The serializer's output data propagates through a transmission channel comprised of a printed-circuit-board (PCB) trace, connector, cable, connector, and another PCB trace to the deserializer's input. The transmission channel behaves as a bandwidth-limited lossy transmission line, so it will introduce inter-symbol interference jitter (ISI). The signal appears at the end of the transmission channel and is made up of the serializer's intrinsic jitter, the transferred jitter from the pixel clock, and the ISI jitter from bandwidth limitation of the driver and transmission channel.

As the signal goes into the deserializer, an adaptive equalizer in the front end equalizes the transmission-channel distortion and reduces ISI. In the real world, due to imperfections, equalization is never perfect and a small amount of residual ISI still remains. For a bidirectional link used in the FPD-Link III SerDes, a small amount of residual jitter from the deserializer's echo canceller also exists. Therefore, the signal appears at the input of the deserializer's internal circuit for clock-data recovery (CDR) and is an aggregation of the serializer's intrinsic jitter, the transferred jitter from the pixel clock, and the residual jitter from the equalizer and the echo canceller. Hardware engineers must manage these jitter components to ensure the CDR circuit can handle the residual jitter.
Deserializer

Input Jitter tolerance (IJT) is a key parameter of a deserializer's clock-data-recovery (CDR) circuit. Figure 5a shows a typical IJT plot. It depicts the CDR circuit’s ability to phase lock to the incoming data transitions, to reproduce the embedded high-speed clock, to re-sample and recover data correctly. Within the CDR circuit’s loop bandwidth, the circuit is able to track large jitter amplitude. The CDR-circuit’s jitter tolerance rolls off until it reaches minimum jitter amplitude at a very-high jitter frequency.

In Figure 5a, a normalized jitter amplitude of 1 unit interval (UI) is the maximum closed-eye phase deviation of the high-speed serial-link signal. For example, in an ADAS application of DS90UB933/DS90UB964 in RAW10 mode running at 100-MHz PCLK,

\[ 1 \text{ UI} = 1/(100 \text{ MHz PCLK} \times \frac{1}{2} \times 28 \text{ bits}) = 714.28 \text{ ps}. \]

Or, in an IVI application of DS90UH925/DS90UH926 running at 75-MHz PCLK,

\[ 1 \text{ UI} = 1/(75 \text{ MHz} \times 35 \text{ bits}) = 380.95 \text{ ps}. \]

As depicted in Figure 5b, increasing the deserializer CDR-circuit’s loop bandwidth increases the receiver’s jitter tolerance for high-frequency jitter. However, it also allows more high-frequency jitter at the deserializer’s output. If too much jitter is at the deserializer’s output, this could be an issue for the downstream device. Choosing a CDR circuit bandwidth is thus a trade-off between high IJT and low output jitter.

The implication from the serializer’s jitter-transfer function and the deserializer's input-jitter tolerance is that there exists a system-level input-jitter tolerance for the pixel-clock input. This could be done by looking at both the serializer’s jitter-transfer function and the deserializer’s jitter-tolerance profile at the same time.
**Total-system input-jitter tolerance**

Figure 6 shows the combined effect of the serializer's jitter transfer and the deserializer's IJT. In the passband of the serializer's jitter transfer function, low-frequency jitter components are passed to the deserializer, and the CDR circuit is able to track with its high IJT.

In the case where the serializer's PLL bandwidth and the deserializer's CDR bandwidth are within a decade, the transition regions of both the serializer's jitter-transfer function and deserializer's jitter tolerance will overlap. This results in a pixel-clock jitter-tolerance reduction in the overlapped region. A way to visualize this is to align the frequency axes of the serializer's jitter-transfer function with that of the deserializer's jitter-tolerance profile as depicted in Figure 6. The U-shape profile of the pixel-clock system-level input-jitter-tolerance (SIJT) profile is because the jitter components within the transition region are not fully suppressed.

For the very-high-frequency jitter (beyond $10\omega_0$), the serializer's PLL effectively suppresses them, and the SIJT increases again. As long as the pixel-clock jitter is below the SIJT profile, the serializer’s output jitter will be below the deserializer’s input-jitter tolerance, and a robust link can be established.

**Managing pixel-clock input jitter**

Two approaches should be considered for managing the pixel-clock input jitter into the SerDes system. The first approach is to obtain a low-jitter clock source, where its wideband jitter amplitude does not exceed $\text{SIJ}_{\text{CLK(max)}}$ as shown in Figure 6 (bottom). In this case, the input jitter is below the SIJT profile across all jitter frequencies. However, when a low-jitter clock source is hard to obtain, the second approach is to limit the jitter frequency below $f_{\text{SIJ(max)}}$.

When the jitter amplitude or jitter frequency on the pixel clock could not be limited effectively, a jitter cleaner such as TI’s automotive-grade CDCE813 could be used to reduce the pixel-clock jitter. As a result, the SerDes system will not experience excessive jitter and a robust link can be established.

To balance the trade-off between jitter tolerance and jitter suppression, the FPD-Link III serializer has a typical –3-dB jitter-transfer bandwidth of around $f/40$, and the FPD-Link III deserializer has a typical CDR-loop bandwidth of around $f/15$, where $f$ is the operating frame-rate frequency. Utilizing the serializer’s jitter-transfer function and the receiver’s jitter-tolerance curve, a hardware engineer can...
identify the transition regions and properly manage either the pixel-clock jitter amplitude and/or attenuate its high jitter frequency to achieve a stable and robust link.

Conclusion
In order to achieve the desired bit error rate in a high-speed serial communication system, the hardware engineer needs to be mindful of the pixel-clock input jitter. The pixel-clock jitter must be managed properly, so that in conjunction with the serializer’s jitter-transfer function and deserializer’s IJT, a robust high-speed serial link can be established.

References


Related Web sites
Product information:
- TI’s portfolio of FPD-Link III Serializers/Deserializers
- DS90UB949-Q1
- DS90UB940-Q1
- DS90UB933-Q1
- DS90UB934-Q1
- DS90UB964-Q1
- CDCE813-Q1

Texas Instruments
**TI Worldwide Technical Support**

**TI Support**
Thank you for your business. Find the answer to your support need or get in touch with our support center at

www.ti.com/support

China: http://www.ti.com.cn/guidesupport/cn/docs/supporthome.tsp
Japan: http://www.tij.co.jp/guidesupport/jp/docs/supporthome.tsp

**Technical support forums**
Search through millions of technical questions and answers at TI's E2E™ Community (engineer-to-engineer) at

e2e.ti.com

China: http://www.deyisupport.com/
Japan: http://e2e.ti.com/group/jp/

**TI Training**
From technology fundamentals to advanced implementation, we offer on-demand and live training to help bring your next-generation designs to life.
Get started now at

training.ti.com

Japan: https://training.ti.com/jp

**Important Notice:** The products and services of Texas Instruments Incorporated and its subsidiaries described herein are sold subject to TI’s standard terms and conditions of sale. Customers are advised to obtain the most current and complete information about TI products and services before placing orders. TI assumes no liability for applications assistance, customer’s applications or product designs, software performance, or infringement of patents. The publication of information regarding any other company’s products or services does not constitute TI’s approval, warranty or endorsement thereof.

A011617
IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT. AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include, without limitation, TI’s standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated