AN-1173 High Speed BUS LVDS Clock Distribution Using the DS92CK16 Clock Distribution Device

ABSTRACT
The high data rates in today’s systems require extremely low skew clock distribution at a destination on a backplane logic card. Many systems also require a local clock to be distributed across a backplane. Therefore, creating a local distribution of clock signals with low-skew as well as providing a high-speed clock capable of driving a backplane is a must.

Contents
1 Introduction ........................................................................................................................................ 2
2 Operation Modes .......................................................................................................................... 2
3 Typical Applications .................................................................................................................... 2
4 Bus Termination .......................................................................................................................... 3
5 Failsafe Biasing ........................................................................................................................... 4
6 Live Insertion Support and Power Sequencing ............................................................................ 5
7 Stubs ............................................................................................................................................... 5
8 Receiver Outputs—Local Clock Distribution .................................................................................... 7
9 Power Dissipation ........................................................................................................................ 9
10 Conclusion .................................................................................................................................... 10
11 References .................................................................................................................................. 10

List of Figures
1 Block Diagram of DS92CK16 ........................................................................................................ 2
2 Common Bus Configuration: Point-to-Point .................................................................................. 3
3 Common Bus Configuration: Multi-Drop ...................................................................................... 3
4 Common Bus Configuration: Multi-Point....................................................................................... 3
5 Typical Failsafe Biasing Scheme .................................................................................................... 4
6 Backplane Termination and Failsafe Biasing: Failsafe Loading Simulation—DS92CK16 75Ω Bus With 1.2 kΩ Pull Up and 800 Ω Pull Down .......................................................................................................................... 4
7 Single-Ended Waveforms of CLKI/O Outputs (BUS LVDS) .......................................................... 6
8 Voltage vs Current for CLKI/O Signals (simulation): DS92CK16 Sim of V vs I for CLKI/O High and Low Cases, V_CC = 3.3 V, T_A = 25°C ........................................................................................................................................................................................................................................... 7
9 VOD vs R_L: DS92CK16 CLKI/O VOD vs R_L, V_CC = 3.3 V, T_A = 25°C ......................................... 7
10 CLK_OUT vs C_L, R_L = 500 Ω, Input = CLKSCLK in, Frequency = 125 MHz, V_CC = 3.0 V, T_A = 90°C ........................................................................................................................................................................................................................................................................................................... 8
11 Receiver Channel to Channel Skew at 25°C: DS92CK16 Ave Skew at 25°C ................................................. 8
12 Receiver Channel to Channel Skew at 85°C: DS92CK16 Ave Skew at 85°C ................................................. 9
13 Typical I_CC vs Frequency. Input is CLKI/O: DS92CK16 I_CC vs Freq, Receiver Mode ........................................................................................................................................................................................................................................................................................................... 9
14 I_CC vs Frequency With the CCLK in as the Input, and CLKI/O, CLK_OUT Pins Switching: DS92CK16 I_CC vs Freq, CLKI/O and CLK_OUT Switching ........................................................................................................................................................................................................................................................................................................... 10
1 Introduction

The DS92CK16 was designed with the above criteria in mind. The DS92CK16 supports clocks up to 125 MHz, and provides six local copies of a clock that can be input from a BLVDS bus (Bus LVDS) or from an on-board LVCMOS/LVTTL device. The DS92CK16 can also be used to drive a local clock onto the bus LVDS backplane while providing six local LVTTL copies of the source clock. The block diagram of the device is shown in Figure 1.

The DS92CK16 provides the following features:

- Typical clock skew of 30 ps between 6 single-ended CMOS outputs
- Low duty cycle distortion – 100 ps typical in the receiver path and 330 ps in the driver path
- Jam capability – force the 6 clock outputs to the logic ‘high’ state
- 70 mV receiver thresholds for extra noise margins

![Figure 1. Block Diagram of DS92CK16](image)

2 Operation Modes

The DS92CK16 supports four modes of operation:

- **BUS LVDS Input to Distributed Clock Outputs**
  With OE low and DE high, the transceiver is in the bus-input mode. Using the CLKI/O pins as LVDS inputs, six copies of this signal are presented at the CLKOUT pins as single-ended signals. These six outputs have gradual turn on and off (GTO) circuits that minimize switching noise. In this mode, the CCLK_IN pin is ignored as an input. The OE and DE pins have weak current sources to VCC. If these pins are left open circuit, the CLKOUT pins will be “high” and the CLKI/O pins will be TRI-STATE.

- **Local Clock in (LVTTL) to BUS LVDS Output**
  With OE high and DE low, the transceiver becomes a bus driver. A 3 V singled ended LVCMOS/LVTTL signal is input on the CCLK_IN pin. This signal is translated to a BLVDS signal at the CLKI/O pins capable of driving a 75Ω T-line, terminated at both ends. The six CLKOUT signals are forced to the logic high state.

- **Local Clock in (LVTTL) to BUS LVDS Backplane Drive with Local Loopback**
  With OE low and DE low, six copies of the CCLK_IN signal are output on the CLKOUT pins, as well as a BUS LVDS signal on the CLKI/O pins.

- **Forced Failsafe Mode**
  With OE and DE high, all CLKOUT are forced high, and CLKI/O pins are TRI-STATE. CCLK_IN and CLKI/O are ignored as inputs.

3 Typical Applications

The DS92CK16 may be used in point-to-point, multi-drop, or in multi-point clock distribution applications. These configurations are shown in Figure 2, Figure 3, and Figure 4. For simplicity, the DS92CK16 is shown as a driver block or receiver block.
4 Bus Termination

For multi-drop applications one or two resistors are required depending upon the location of the driver. If there is only one clock source (driving node) and the configuration is similar to Figure 2 or Figure 3, then only one resistor is needed. If the clock source is located in the center of the bus, or if it can be sourced from any location, then two resistors (one at each end) would be required as shown in Figure 4. The termination resistor value should be equal to the effective loaded differential impedance of the line. It is better to err on the high side and create a small positive reflection than to be too low in value, thereby reducing received signal voltage and differential noise margins. The resistor value is determined by the application and depends upon line impedance (unloaded), distance between cards, and capacitive loading added by the cards. The value is typically in the 50 Ω to 100 Ω range. If doubly terminated, the driver sees both resistors in parallel. Thus, the resulting load is 25 Ω to 50 Ω.

This is also the reason that National's BUS LVDS parts provide about 3X the driver current of standard LVDS drivers. With a 10 mA drive level, impedance below 50 Ω can be driven to levels similar to LVDS with its 100 Ω load and 3 mA driver. Closely-spaced backplanes reduce the impedance of the backplane below 50 Ω. For information on calculating differential impedance based on the trace geometry, see AN-905 and also the BLVDS White Papers (located on the web at http://www.ti.com).
Failsafe Biasing

Fail-safe is a common concern in multi-driver applications. If a known state is required when all drivers are off, a fail-safe bias may be required. The receivers have a minimum amount of internal fail-safe biasing, which may need to be boosted in the application (for example, if it has CMOS rail-to-rail signals swinging on adjacent pins in connectors). If this is the case, a pull-up and pull-down resistor should also be used at the site of the terminations as shown in Figure 5. These resistors will typically be in the 1 kΩ to 2 kΩ range. A slight positive bias conditions the line when all drivers are off. These resistors should not be reduced too much in value because this will load down the driver and distort the signal swing as shown in Figure 6.

Figure 6 simulation configuration consists of a 1.2 kΩ resistor connected from the driver True output to VCC, a 0.8 kΩ resistor connected from driver Inverted output to Ground, and a 37.5 Ω resistor connected between the True and Inverted driver outputs. This lumped load represents the biasing scheme shown in Figure 5.

The magnitude of VOD is altered by the bias current such that in one direction, the bias adds to the VOD and in the other direction the bias subtracts from the VOD. This simulation shows an extreme case, as the pull up and down resistors are near their recommended minimum value (1 kΩ) and this creates a VOD imbalance of 80 mV. The receiver switches at 0 V differential, so this impact to VOD does not impact the data. Also, the minimum VOD is still greater than 200 millivolts.

The internal fail-safe in the DS92CK16 receiver consists of a weak current source to VCC on the “plus” pin and a weak current sink on the “minus” pin plus a slight internal offset in the differential pair input. This provides a known state if the card is powered up and is removed from the system. With the card’s inputs now “open”, the internal fail-safe biasing locks the outputs into a stable known (High) state.
General comments about the failsafe biasing resistors are:

- Magnitude of the resistors should be 1 to 2 orders higher than the termination resistor to prevent excessive loading to the driver and waveform distortion.
- Mid-point of the failsafe bias should be close to the offset voltage of the driver (+1.25V) to prevent a large common mode shift from occurring between active and TRI-STATE bus conditions.
- Pull-up and pull-down resistors should be used at both ends of the bus for quickest response.

6 Live Insertion Support and Power Sequencing

Inserting a card into a live bus may be required in applications where system down time must be minimized. This may be accomplished by the use of redundant logic cards and interconnect (systems), or with a system that is fault-tolerant. Bus LVDS provides a robust, fault-tolerant data transmission system that allows the insertion of a card into an active bus. In certain applications, this can eliminate the need for redundant paths altogether, thus reducing system cost. When inserting, it is recommended that the ground pin makes contact first, then the V_{CC} pin, lastly the BUS LVDS I/O pins. When removing, it is recommended that the I/O pins be disconnected first, then V_{CC} and lastly the ground pin.

7 Stubs

The connection of DS92CK16 devices to the backplane forms stubs on the original transmission line, the backplane. The stub extends from the backplane—through the connector—to the device. If the length of this stub becomes long compared to the ‘electrical length’ of the signal's rise time the stub will begin to act as another transmission line and reflections from the end of the stub back to the backplane become a signal quality issue. The ‘electrical length’ is the distance the signal travels over a PCB trace in the time period equal to the signal rise time. Various “rules of thumb” have been put forth as to the acceptable ratio of stub length to ‘electrical length’. These rules require that the stub length be some fraction of the electrical length; stub length < ¼ electrical length to stub length < ⅙ electrical length. The purpose of the “rules of thumb” is to provide a threshold at which the stub is considered as a lumped load or as a transmission line. For backplanes the lumped load is required because transmission lines created by long stubs must be terminated and the additional terminations will load the device driving the backplane.

A common recommendation when determining the electrical length of a device's rise time is that the rise time should be projected to 100% of the signal swing from the 20%–80% or 10%–90% value specified in the device-specific data sheet. However, doing so may overstate the rise time if the driving device has GTO outputs, that causes a slow roll-off of the signal edge. For GTO outputs, the 10% to 90% value may be a better choice.

**Example 1:** Using the typical CLKI/O transition times from the data sheet (0.75 ns for 20% to 80%) and the ¼ rule of thumb, use the following calculations to determine maximum stub length:

First convert this to 0%–100% by dividing by 0.6

Rise (0%–100%) = 0.75/0.6 = 1.25 ns

Now:

I = Tr/D, where:

I = electrical length of the Rise Time in inches

T_r = Rise Time 0% to 100% calculation in picoseconds (ps)

D = Propagation Delay per unit length, ps/inch

(typical PC board trace value is 160 ps/inch)

I = 1250/160 = 7.8 inches

Now divide this by 4 to determine the maximum stub length.

Lumped load stub length < 7.8/4 = 1.95 inches
From this, the stub length should not be greater than 2 inches. This calculation uses the \( \frac{1}{4} \) rule, which is on the conservative side. The \( \frac{1}{2} \) rule is also commonly used. Also, the rise time is the fastest at the driver output. As the signal travels down the backplane or cable the edge will be slowed due to loading and attenuation of high frequencies. Thus the stub length of the receiving locations can be longer since the rise time is slowed at that point. Remember that the stub is the length from the backplane through connectors to the lead of the package.

Figure 7 shows the rise time of the DS92CK16’s BLVDS driver under typical load conditions. The smooth signal transitions and also the balance between rise and fall times can be seen from the scope plot. Both the true and inverting outputs are shown.

Note that the scope inputs were attenuated by a factor of 10:1 due to the probing method used. Conditions are: \( f = 150 \text{ MHz}, V_{CC} = 3\text{V}, T_A = 90^\circ \text{C}, R_L = 37.5\Omega, C_L = 15\text{ pF}, \) Output duty cycle is 49.8%.

A first approximation for LVDS drivers is that the outputs behave as constant current sources. As such, one would expect that the VOD across a given \( R_L \) would be proportional to the resistor value. While it is correct that the outputs operate in current-mode the VOD is limited and the output current will roll off as the load resistance increases. Figure 9 shows the VOD of the DS92CK16 with various values of \( R_L \). The typical area of operation is between 25\( \Omega \) and 120\( \Omega \). Figure 8 shows the single-ended V-I curves and the clamping action that the part provides.

The Bus LVDS outputs of the DS92CK16 are designed to provide closely matched output impedance between the pull-up and pull-down circuits in the operating output voltage range. Figure 9 shows the V/I curves of the outputs from simulation data. Note the similar slopes of the lines from 1V to 1.6V which indicates balanced outputs.

![Figure 7. Single-Ended Waveforms of CLKI/O Outputs (BUS LVDS)](image-url)
Receiver Outputs—Local Clock Distribution

The DS92CK16 employs gradual turn on/off (GTO) circuitry on all CMOS clock outputs (CLKOUT 1-6). The GTO outputs provide less current drive when turning on or off and add current drive during the transition from low-to-high or high-to-low to drive low impedance loads. This results in a rounding of the top/bottom of the transient edges due to the smaller change in current with respect to time (di/dt). The benefit is: less ground bounce, less $V_{CC}$ droop, and longer stub driving than devices with standard CMOS outputs.

The softer edges of the CLKOUT outputs allow for relatively long stubs off of each trace connected to the CLKOUT output. Using the rule ‘electrical length’ < ¼ stub length and propagation delay per unit length = 160 ps/in., distribution stubs can be about 3.5 inches with a total load of 15 pF.

The duty cycle of the DS92CK16 CLKOUT outputs remains very close to 50% at the maximum frequency of 125 MHz for loads of $C_L = 5$ pF and $C_L = 15$ pF. Figure 10 shows the CLKOUT outputs under the datasheet conditions of 5 pF and 15 pF. Note that the signal was attenuated (10:1) at the scope inputs ($R_L = 500\Omega$).

Table 1 summarizes the $V_{OH}$, $V_{OL}$, and Duty Cycle.
Receiver Outputs — Local Clock Distribution

Table 1.

<table>
<thead>
<tr>
<th>CLOAD (pF)</th>
<th>VMAX (V)</th>
<th>VMIN (mV)</th>
<th>DC%</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>2.56</td>
<td>4</td>
<td>49.7</td>
</tr>
<tr>
<td>15</td>
<td>2.40</td>
<td>0</td>
<td>51.4</td>
</tr>
</tbody>
</table>

Channel to channel skew of the DS92CK16 Receiver outputs is also very well controlled over temperature and VCC operating ranges. Figure 11 and Figure 12 show that the receiver channel to channel skew remains below 40 ps over VCC (3.0V, 3.3V, and 3.6V) for temperatures of 25°C and 85°C. This bench sample contains units from three different fabrication runs.
9 Power Dissipation

The DS92CK16 draws very little $I_{CC}$ current when operating due to the nature of its design. Figure 13 shows that at the maximum operating frequency (125 MHz) the device draws less than 70 mA in the ‘receiver’ mode. When driving the backplane (Figure 14) and the CLKOUT outputs, the $I_{CC}$ current is only increased by about 10 mA (the output drive of the Bus LVDS output).

![Figure 13. Typical $I_{CC}$ vs Frequency. Input is CLKI/O: DS92CK16 $I_{CC}$ vs Freq. Receiver Mode](image-url)
10 Conclusion

The DS92CK16, BUS LVDS clock distribution device provides a new LVDS-based alternative to solving clock distribution problems. It works well in environments requiring up to a 125 MHz clock distribution. It also works well as a differential backplane driver in source synchronous system applications. The very well-matched six clock outputs guarantee very low skew and provide a near 50/50 clock duty cycle. The CLKI/O (BUS LVDS) outputs with GTO, allow the use of longer stubs (up to 2 inches) for common multi-point/multi-drop applications.

11 References

National Semiconductor application notes (all available from www.ti.com)
AN-1088 LVDS Signal Quality: Cable Drive Measurements using Eye Patterns Test Report #3 SNLA004
AN-806 Data Transmission Lines and Their Characteristics, SNLA026
AN-807 Reflections: Computations and Waveforms, SNLA027
AN-808 Long Transmission Lines and Data Signal Quality, SNLA028
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer’s risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.