ABSTRACT
This application report contains the timing information for both the SCANSTA111 and the SCANSTA112.

Contents
1 Introduction .................................................................................................................................................. 2
2 Operation .................................................................................................................................................... 2
3 References .................................................................................................................................................. 5

List of Figures
1 Block Diagram of JTAG Application With a Single TAP ........................................................................ 2
2 Block Diagram of JTAG Application With the Scan Chain Partitioned Using a Scan Bridge ............... 2
3 Simple Scan Chain Timing Diagram .................................................................................................... 3
4 Partitioned Scan Chain Timing Diagram .............................................................................................. 4
1 Introduction

The term Scan Bridge is used in this application report to refer to either of these devices. When multiple devices are connected to a local scan port (LSP) of a Scan Bridge, there are delays associated with the Scan Bridge and with the LSP scan chain that must be considered during timing analysis. Because of the propagation delay through the Scan Bridge and the delay through the devices on the LSP, the backplane TCK is delayed as it propagates through the LSP scan chain.

2 Operation

In the JTAG Test Access Port (TAP), data is clocked in on the rising edge of the Test Clock (TCK) line. The synchronous inputs are the Test Mode Select (TMS) and Test Data In (TDI) lines. Data is clocked out on the falling edge of the TCK line. The synchronous output is the Test Data Out (TDO) line.

In normal application of the JTAG TAP, the TCK line is routed to all the devices in the scan chain in parallel. This minimizes the skew between the clock edges seen from one device versus those seen from another. All the devices in the scan chain set their TDO outputs at approximately the same time, when they detect the falling edge of the TCK line. All the devices in the scan chain read their TMS and TDI inputs at approximately the same time, when they detect the rising edge of the TCK line.

A block diagram of the JTAG application with a single TAP is shown in Figure 1.

![Figure 1. Block Diagram of JTAG Application With a Single TAP](image1)

When a Scan Bridge is used to partition the JTAG TAP, the Scan Bridge is inserted between the backplane TAP and the LSPs. This changes the timing of the data and clocks in the scan chain. A partial block diagram of a scan chain partitioned using a Scan Bridge is shown in Figure 2. Note that in the partitioned scan chain the TCK_b line is not connected to the devices on the LSP scan chain.

![Figure 2. Block Diagram of JTAG Application With the Scan Chain Partitioned Using a Scan Bridge](image2)
Figure 3 shows a timing diagram for a simple scan chain like that shown in Figure 1. The propagation delays shown for the TCK signals are exaggerated for clarity. For a simple scan chain like this, the source of the propagation delays on the TCK line is the transmission delay induced by the board connections. For an FR-4 board, a trace length of six inches induces a propagation delay of about 1 ns.

Figure 3. Simple Scan Chain Timing Diagram

The important specifications to be satisfied by the timing of the scan chain are the setup and hold times for the TDI_B input to the boundary scan master. Of course, the setup and hold times for all the other devices in the scan chain must also be satisfied, but if the setup and hold times for the boundary scan master are satisfied the other devices’ setup and hold times will probably be satisfied as well.

As an example, consider the case where the TCK frequency is 25 MHz. This means that the TCK period $T_{TCK} = 40$ ns. Also stipulate that there are four devices in the scan chain and that each of the devices is separated from the previous one by six inches of FR-4 board trace with a delay of 1 ns for each trace.
The internal propagation delay from the falling edge of the TCK line to the time when the output of the TDO line is valid differs from device to device. This value might be in the range of 1-2 ns.

For this example, we would compute that the setup time for TDI_B is given by $T_{\text{setup,TDIB}} = T_{\text{TCK}/2} - 4 \times t_d - t_{\text{prop}, \text{TCK4-TDO4}}$. This gives us $T_{\text{setup,TDIB}} \approx 14$ ns.

The specified setup time for the SCANSTA101 STA master is 3.5 ns. For the system in this example, the setup time requirements would be satisfied with a significant margin.

When the scan chain is partitioned using a Scan Bridge as shown in Figure 2, an additional delay, which may be significant, is introduced in the TCK line. A timing diagram for a scan chain partitioned using a Scan Bridge is shown in Figure 4.

---

**Figure 4. Partitioned Scan Chain Timing Diagram**

- $T_{\text{TCK}}$: Test Clock Period (for example, 40 ns for a 25 MHz TCK frequency)
- $t_d, \text{TCK}_x$: Internal propagation delay, TCK$x$ to TCK$_x$
- $t_d, \text{TCK}_x$: Board delay, TCK$_x$ to TCK$_x$
- $t_d, \text{TCK}_x$: Board delay, TCK$_x$ to TCK$_x$
- $t_d, \text{TDO}_2-\text{TDX}$: Board delay, TDO$_2$ to TDI$_x$
- $T_{\text{setup,Scan Bridge}}$: Setup time available for Scan Bridge
- $T_{\text{hold,TDIB}}$: Hold time, TCK$_B$ to TDI$_B$
- $T_{\text{setup,TDIB}}$: Setup time, TDI$_B$ to TCK$_B$
The additional delay is the internal propagation delay from the backplane TCK line to the local scan port TCK line. This is shown as $t_{d,TCKB-x}$ in Figure 4.

The Scan Bridge is designed to re-synchronize the local scan port to the backplane TCK line by adding a pad bit to the scan chain. When the pad bit is enabled, the TDO output of the Scan Bridge is re-synchronized to the backplane TCK line as shown in Figure 4. Rather than propagating the bit received on the TDI, line to the backplane TDO line asynchronously, the Scan Bridge registers the received bit and transmits it to the backplane TDO line synchronously with the falling edge of the backplane TCK line. This results in the transitions of the TDO output of the Scan Bridge occurring at approximately the same time as the falling edge of the backplane TCK line. This is the transition timing specified in the IEEE 1149.1 standard.

3 References

For more details regarding the operation and timing of the SCANSTA111 and SCANSTA112, see the following documentation available at http://www.ti.com/lsds/ti/analog/interface.page:

- SCANSTA111 Enhanced SCAN Bridge Multidrop Addressable IEEE 1149.1 (JTAG) Port Data Sheet (SNLS060)
- SCANSTA112 7-Port Multidrop IEEE 1149.1 (JTAG) Multiplexer Data Sheet (SNLS161)
- AN-1259 SCANSTA112 Designer's Reference (SNLA055)
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Audio</td>
<td><a href="http://www.ti.com/audio">www.ti.com/audio</a></td>
</tr>
<tr>
<td>Amplifiers</td>
<td>amplifier.ti.com</td>
</tr>
<tr>
<td>DSP</td>
<td>dsp.ti.com</td>
</tr>
<tr>
<td>Interface</td>
<td>interface.ti.com</td>
</tr>
<tr>
<td>Logic</td>
<td>logic.ti.com</td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>power.ti.com</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>microcontroller.ti.com</td>
</tr>
<tr>
<td>RFID</td>
<td><a href="http://www.ti-rfid.com">www.ti-rfid.com</a></td>
</tr>
<tr>
<td>OMAP Applications Processors</td>
<td><a href="http://www.ti.com/omap">www.ti.com/omap</a></td>
</tr>
<tr>
<td>Wireless Connectivity</td>
<td><a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a></td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated