AN-1336 LMH0030 or LMH0031 Control Port Bussed Operation

ABSTRACT
In systems using multiple LMH0030 serializer and LMH0031 deserializer devices, it is often convenient to connect their ancillary data and control ports to a host controller using a bus network. This reduces the amount of wiring and PCB area required for this function. When designing such a network, it is necessary to understand how the devices are controlled and used in a manner similar to microprocessor peripheral devices.

Contents
1 LMH0030 AD Port ........................................................................................................ 1
2 LMH0031 AD Port ........................................................................................................ 1
3 Multiplexing ACLK as Chip-Select .......................................................................... 2
4 Write and Read Cycle Timing .................................................................................... 3

List of Figures
1 ACLK Control Logic .................................................................................................... 2
2 ACLK Control Logic with Broadcast Mode .............................................................. 3
3 Write Cycle Timing Diagram .................................................................................... 4
4 Read Cycle Timing Diagram ....................................................................................... 4

1 LMH0030 AD Port
The LMH0030 ancillary and control data port provides read/write access to the device’s control data registers. It can also accept parallel ancillary data as input. The port is controlled by three signals: ANC/CTRL, RD/WR and ACLK. ACLK serves two distinct functions and works differently in the ANC and CTRL modes. In CTRL-Write mode, ACLK loads control register addresses and data into the device. In CTRL-Read mode, ACLK loads control register addresses and returns the port to address input mode after register output data has been read by the host. In ANC-Write mode, ACLK strobes ancillary data into the device. There is no ANC-Read mode. ACLK is the primary controlling signal affecting device control execution. Each control read or write cycle requires two ACLK cycles for completion.

In the control data mode, when multiple devices are bussed, a means of selecting the particular device to be addressed is needed. Since the LMH0030 and LMH0031 do not have chip-select inputs, controlling access to the control signals provides the means of addressing a particular device on the bus network. The simplest means of controlling access to a particular device uses only ACLK. This is possible since the ANC/CTRL port will not respond unless ACLK is toggled when the port control address or data are valid.

2 LMH0031 AD Port
The ancillary and control data port of the LMH0031 operates identically to that of the LMH0030 with one exception: There is no ANC-Write mode since the device can only output ancillary data. Bussing the control port functions is the same as described previously.
Multiplexing ACLK as Chip-Select

A\(_{\text{CLK}}\) may be multiplexed to function as a chip-select. The basic logic for doing this is shown in Figure 1. This function can be implemented in a variety of ways, of course. The logic can be discrete, a portion of an FPGA or the functions can be incorporated into a microcontroller.

To accommodate situations where it is desired to write the same data simultaneously to all of the LMH0030s or LMH0031s, the multiplexer logic can incorporate a broadcast control function as shown in Figure 2. This function saves time by reducing the number of cycles otherwise needed to load the devices individually. The broadcast input overrides the select inputs, S0 and S1. Naturally, this function can only be used to access and write identical information to the same control register in all devices. The broadcast function cannot be used to read simultaneously from all devices as this would cause output drive conflicts.

Figure 1. A\(_{\text{CLK}}\) Control Logic
However the multiplexing function is implemented, it is important to avoid decode glitches which might cause false or multiple $A_{CLK}$ pulses or overlapping $A_{CLK}$ cycles to more than one device. The design of the multiplexer logic must make suitable allowance to assure that the propagation of all select inputs, such as S0, S1 and BROADCAST, to the decoded outputs remains stable from the falling edge of $A_{CLK}$ to the next rising edge which initiates the register address load operation. The select decode process must be completed before $A_{CLK}$ is asserted. For the complete write operation, this is shown in Figure 3. Addition of a broadcast function places additional timing constraints on the logic which must be accommodated in the timing margin allowance. The select logic must remain stable during both the register address and the subsequent data read or write operations which comprise the complete access cycle.

Note that the setup and hold times of the AD port data with respect to the rising edge of $A_{CLK}$ are those timing values defined in the data sheet AC Specifications of the respective device.

The write operation begins with an address load cycle. The control inputs ANC/CTRL and RD/WR are set appropriately. It is recommended that these control signals be changed coincident with the falling edge of $A_{CLK}$. The multiplexer should be fully stable a suitable time before the rising edge of $A_{CLK}$ and remain stable until after the falling edge of $A_{CLK}$ which ends the data load portion of the operation.

The read operation, Figure 4, begins with an address load cycle in the same manner as the write operation. The RD/WR control is set to the read mode. Once the register address is strobed into the port, the device driving the port must release the port in order for the device to drive the register's data as output. The data will appear and be driven by the port after an internal propagation delay of about 8.5ns. The port will remain in the output mode until the next rising edge of $A_{CLK}$ releases the port and returns it to the receive mode pending the input of the next register address. Care should be taken to avoid prolonged periods of bus contention between the AD port and external drivers.
Write and Read Cycle Timing

Figure 3. Write Cycle Timing Diagram

Figure 4. Read Cycle Timing Diagram
# IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Audio</td>
<td>Automotive and Transportation</td>
</tr>
<tr>
<td>Amplifiers</td>
<td>Communications and Telecom</td>
</tr>
<tr>
<td>Data Converters</td>
<td>Computers and Peripherals</td>
</tr>
<tr>
<td>DLP® Products</td>
<td>Consumer Electronics</td>
</tr>
<tr>
<td>DSP</td>
<td>Energy and Lighting</td>
</tr>
<tr>
<td>Clocks and Timers</td>
<td>Industrial</td>
</tr>
<tr>
<td>Interface</td>
<td>Medical</td>
</tr>
<tr>
<td>Logic</td>
<td>Security</td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Space, Avionics and Defense</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Video and Imaging</td>
</tr>
<tr>
<td>RFID</td>
<td></td>
</tr>
<tr>
<td>OMAP Applications Processors</td>
<td>TI E2E Community</td>
</tr>
<tr>
<td>Wireless Connectivity</td>
<td>e2e.ti.com</td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated