AN-1503 Designing an ATCA Compliant M-LVDS Clock Distribution Network

ABSTRACT
This application report provides a guide to designing ATCA compliant clock distribution networks using M-LVDS devices. The application report consists of a quick description of an ATCA synchronization clock interface, an overview of M-LVDS standard, an extensive discussion on performance of M-LVDS devices in an ATCA backplane and a set of design recommendations and rules that will assist you in building a bullet proof clock distribution network.

Contents
1 Introduction .............................................................................................................................................. 2
2 Synchronization Clock Interface in an ATCA Backplane ........................................................................ 2
3 M-LVDS Overview .................................................................................................................................. 3
4 M-LVDS Performance in an ATCA Backplane ....................................................................................... 4
5 Designing an M-LVDS Clock Distribution Network - Tips and Tricks ............................................. 8
6 Conclusion ............................................................................................................................................... 9
7 References .............................................................................................................................................. 9

List of Figures
1 Location of Clock Pins in an ATCA Backplane ....................................................................................... 2
2 M-LVDS Drivers / Receivers Connect to Clock Busses ....................................................................... 3
3 M-LVDS Standard Defines Two Receiver Types .................................................................................. 4
4 14-Slot ATCA Backplane Fully Loaded with M-LVDS Line Cards ...................................................... 5
5 Available Noise Margin to a Type 1 Receiver ....................................................................................... 6
6 Available Noise Margin to a Type 2 Receiver ....................................................................................... 6
7 Noise Margin is Higher with Shorter Stubs ........................................................................................... 8
8 Higher Impedance Stubs Have a Lesser Impact on Noise Margin ...................................................... 8
9 Decoupling DS91D176 .............................................................................................................................. 9

List of Tables
1 Comparison of Key Driver Parameters ................................................................................................. 4
2 M-LVDS Line Card Stub Characteristics and Pin Mapping ................................................................. 5
3 Noise Margin Depends on Driver and Receiver Cards Locations and Stub Length ........................... 7
4 Noise Margin is Higher with Shorter Stubs .......................................................................................... 7
5 Higher Impedance Stubs Have a Lesser Impact on Noise Margin ...................................................... 7
1 Introduction

Many telecommunication systems including those designed based on the Advanced Telecommunications Computing Architecture (ATCA) specifications require synchronization of their internal interfaces and the external networks. To enable implementation of such systems the ATCA or PICMG 3.0 specification defines a synchronization clock interface in the architecture. Per this specification, the task of sourcing clock signals has been assigned to integrated circuits (ICs) conforming to TIA/EIA-899 (Multipoint Low Voltage Differential Signaling or M-LVDS) standard.

2 Synchronization Clock Interface in an ATCA Backplane

In an AdvancedTCA backplane (Figure 1), there are three connector zones:
- Zone 1 for Power Connection and Shelf management
- Zone 2 for Data Transport Interfaces
- Zone 3 for User-defined I/O Interconnect

The Data Transport Interfaces are Base Interface, Fabric Interface, Update Channel Interface, and Synchronization Clock Interface. These interfaces provide connectivity between up to 16 slots. As Figure 1 illustrates, each slot can have up to 5 Advanced Differential Fabric (ADF) or zone 2 connectors. Examples of the ADF connectors are Tyco HM-Zd and ERNI ERmetZD.

Figure 1. Location of Clock Pins in an ATCA Backplane

The clock synchronization interface enables exchange of timing information between all slots in the backplane. It consists of 3 pairs of redundant clock busses: CLK1A, CLK1B, CLK2A, CLK2B, CLK3A and CLK3B. The PICMG 3.0 specification defines usage, frequency, and quality of each clock group:
- CLK1A and CLK1B are for redundant 8 kHz standard digital telephony transmission system clocks.
- CLK2A and CLK2B are for 19.44 MHz clocks for synchronization of the SONET/SDH networks.
- CLK3A and CLK3B are for user-defined signals (clock or data).
The first two rows of pins of each P20 ADF connector connect to the 6 clock busses. The busses are essentially 130-ohm differential PCB traces terminated with 80-ohm resistors on both sides. Figure 2 shows how M-LVDS drivers and receivers create a multipoint clock distribution network when three or more line cards are installed in the backplane.

**Figure 2. M-LVDS Drivers / Receivers Connect to Clock Busses**

3 M-LVDS Overview

The multipoint low voltage differential signaling, or M-LVDS (TIA/EIA-899) standard specifies the electrical characteristics of line drivers and receivers intended for general data transport within a multipoint bus where up to 32 nodes may be connected. More specifically, it defines driver output characteristics, and input characteristics of two receiver types.

Per TIA/EIA-899 standard, a M-LVDS driver generates a differential signal with a 480 – 650 mV amplitude and an offset within the 0.3 – 2.1 V range. The signal must have 10% - 90% transition times (rise and fall) of 1 ns or greater and up to one half of a unit interval \(t_{UI}\) to alleviate the effects of stubs that are the "artifacts" of multipoint architectures. Table 1 summarizes key characteristics of LVDS (popular interface for point to point topologies) and M-LVDS drivers.

The key M-LVDS receiver specifications are input voltage threshold and input common mode range. The input threshold levels differentiate the two types of M-LVDS receivers as illustrated in Figure 3. Type 1 receivers have threshold levels centered at 0 V and provide higher noise margin than type 2 receivers. Type 2 receivers have lower positive noise margin but provide fail-safe provisions for control signals (See Figure 5 and Figure 6).

The receiver input common mode range of –1.4 to 3.8 V makes M-LVDS a robust interface for connecting sub-systems that may have potential difference between their ground references of up to ±1 volts.
Table 1. Comparison of Key Driver Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>LVDS</th>
<th>M-LVDS</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{OD} ) [mV]</td>
<td>250 - 450</td>
<td>480 - 650</td>
</tr>
<tr>
<td>( V_{OS} ) [V]</td>
<td>1.125</td>
<td>0.3 - 2.1</td>
</tr>
<tr>
<td>( I_{OD} ) [mA]</td>
<td>2.5 - 4.5</td>
<td>9 - 13</td>
</tr>
<tr>
<td>( I_{OS} ) [mA]</td>
<td>&lt; 24</td>
<td>&lt; 43</td>
</tr>
<tr>
<td>( t_{\text{RISE}} / t_{\text{FALL}} ) Min [ns]</td>
<td>N / A</td>
<td>1</td>
</tr>
<tr>
<td>( t_{\text{RISE}} / t_{\text{FALL}} ) Max [s]</td>
<td>0.3 ( t_{UI} )</td>
<td>0.5 ( t_{UI} )</td>
</tr>
</tbody>
</table>

4 M-LVDS Performance in an ATCA Backplane

Currently, Texas Instruments family of M-LVDS devices consists of four single channel devices:

- DS91D176 – A Half Duplex with Type 1 M-LVDS Inputs
- DS91C176 – A Half Duplex with Type 2 M-LVDS Inputs
- DS91D180 – A Full Duplex with Type 1 M-LVDS Inputs
- DS91C180 – A Full Duplex with Type 2 M-LVDS Inputs

This section reports on the performance of the DS91D176, a representative of the family, in an AdvancedTCA backplane. The following subsections describe setup, experiment method and findings in detail.

4.1 Setup Description

A 14-slot dual-star AdvancedTCA compliant backplane developed by ELMA Bustronic (www.bustronic.com) and fourteen line cards (P/N: DS91D176EVK) developed by Texas Instruments enabled testing of various multi-point clock distribution networks. Each line card features six DS91D176 devices whose M-LVDS I/O pins connect to an ADF connector. By installing the line card in the backplane, each of the six devices on the card connects to each of the six clock busses on the backplane. Installation of all fourteen line cards creates six multi-drop networks. Each line card can be setup as a driver card (all six devices configured as M-LVDS drivers) or a receiver card (all six devices on the card configured as M-LVDS receivers). Figure 4 shows a picture of the backplane fully loaded with the M-LVDS line cards.

On the M-LVDS line card, the un-terminated short PCB tracks (stubs) that connect M-LVDS I/O pins to the bus have different geometries for each device. The stub lengths range from 0.25 to 2 inches (1 inch ≈ 2.54 cm) and differential stub impedances range from 80 to 130 ohms. Table 2 shows characteristics of the stubs found on the line card.

For the M-LVDS line card schematic files, gerbers, board stack up and other information about the line card, see the latest user manual on the TI web site at LVDS & CML Solutions.
4.2 **Experiment Method**

When it comes to performance of M-LVDS clock distribution networks, it is mainly the noise margin that differentiates a good design from one that is marginal. Stubs are the major detriment to noise margin in a multi-drop environment. They reduce noise margin in two ways: first, stubs load the bus and as a result reduce the amplitude of the driver output signal. Second, stubs create impedance discontinuities that cause reflections and, as a result, further reduce available noise margin.

In this experiment, evaluation method consists of looking at the available noise margin (Figure 5 and Figure 6) at the input of each receiver and examining effects of clock driver position and stub characteristics on the noise margin.
4.3 **Experiment Findings**

Extensive experimentation with various multi-drop configurations, stub lengths, stub impedances and frequencies has led to the following set of conclusions:

- Noise margin on the receivers’ inputs is higher if the location of the driver card is closer to one of the termination resistors. In other words, the first and the last slot in a backplane are the best driver card locations; slots in the middle are the worst.

- Noise margin is the lowest for the receivers in the slot adjacent to the slot with the driver card; it is the highest for the receivers on the furthest card. Table 3 shows available noise margin for the receivers in the slot adjacent to and furthest from the slot with the driver card. The backplane is fully loaded and the clock frequency is 19.44 MHz.
Noise margin is higher with shorter and narrower stubs. Once a stub starts to behave as an unterminated transmission line, at the point where it connects to the bus, it lowers the impedance of that section of the bus. These impedance variations or discontinuities along the bus cause reflections that lower noise margin. Figure 7 shows effects of the stub length on the available noise margin for the receivers in slot #8 while the driver card is in slot #7 and driving a 19.44 MHz clock to all thirteen receiver cards.

- In Figure 7, the four waveforms are measured at the input of the adjacent receivers from the four networks with 0.25-, 0.5-, 1- and 2-inch stubs. It is clear that the receiver from the network with 2-inch stubs has the lowest noise margin. Table 4 presents measured noise margin for the receivers in slot #8 while the driver card is in slot #7 and driving clock signals to all thirteen receiver cards at some common frequencies. As data in Table 4 indicates, the worst noise margin for the given configuration is when the clock signals have a frequency around 60 MHz. At 100 MHz, the maximum frequency allowed for AdvancedTCA systems, signals have the most attenuation and become sine-wave shaped waveforms without any major reflections at the receiver. As a result, noise margin is the highest at that frequency.

- Figure 8 shows effects of the stub impedance on the available noise margin for the receivers in slot #8 when the driver card is in slot #7 and drives a 19.44 MHz clock to all thirteen receiver cards.

- In Figure 8, the three waveforms are measured at the input of the adjacent receivers from the three networks with 80-, 100- and 130-ohm stubs. The receiver from the network with 130-ohm stubs has the highest noise margin. Table 5 presents measured noise margin for the receivers in slot #8 when the driver card is in slot #7 and drives clock signals to all thirteen receiver cards at some common frequencies.

### Table 3. Noise Margin Depends on Driver and Receiver Cards Locations and Stub Length

<table>
<thead>
<tr>
<th>Driver Location</th>
<th>Receiver Location</th>
<th>Available Noise Margin [mV]</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0.25” Stubs</td>
<td>0.50” Stubs</td>
</tr>
<tr>
<td>Slot #1</td>
<td>Slot #2</td>
<td>350</td>
</tr>
<tr>
<td>Slot #1</td>
<td>Slot #14</td>
<td>&gt;350</td>
</tr>
<tr>
<td>Slot #7</td>
<td>Slot #8</td>
<td>230</td>
</tr>
<tr>
<td>Slot #7</td>
<td>Slot #14</td>
<td>310</td>
</tr>
</tbody>
</table>

### Table 4. Noise Margin is Higher with Shorter Stubs

<table>
<thead>
<tr>
<th>Frequency [MHz]</th>
<th>Driver Location</th>
<th>Receiver Location</th>
<th>Available Noise Margin [mV]</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0.25” Stubs</td>
<td>0.50” Stubs</td>
<td>1.00” Stubs</td>
</tr>
<tr>
<td>19.44</td>
<td>Slot #7</td>
<td>Slot #8</td>
<td>230</td>
</tr>
<tr>
<td>30.72</td>
<td>Slot #7</td>
<td>Slot #8</td>
<td>230</td>
</tr>
<tr>
<td>61.44</td>
<td>Slot #7</td>
<td>Slot #8</td>
<td>180</td>
</tr>
<tr>
<td>100.0</td>
<td>Slot #7</td>
<td>Slot #8</td>
<td>&gt;350</td>
</tr>
</tbody>
</table>

### Table 5. Higher Impedance Stubs Have a Lesser Impact on Noise Margin

<table>
<thead>
<tr>
<th>Frequency [MHz]</th>
<th>Driver Location</th>
<th>Receiver Location</th>
<th>Available Noise Margin [mV]</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>80 ohm Stubs</td>
<td>100 ohm Stubs</td>
<td>130 ohm Stubs</td>
</tr>
<tr>
<td>19.44</td>
<td>Slot #7</td>
<td>Slot #8</td>
<td>130</td>
</tr>
<tr>
<td>30.72</td>
<td>Slot #7</td>
<td>Slot #8</td>
<td>105</td>
</tr>
<tr>
<td>61.44</td>
<td>Slot #7</td>
<td>Slot #8</td>
<td>130</td>
</tr>
<tr>
<td>100.0</td>
<td>Slot #7</td>
<td>Slot #8</td>
<td>&gt;350</td>
</tr>
</tbody>
</table>
Designing an ATCA compliant M-LVDS clock distribution network is not as straightforward as it may appear if one only relies on the recommendations given in the PCIMG 3.0 standard. The following set of design recommendations and tips derived from experimentation with an ATCA compliant backplane and M-LVDS products from Texas Instruments will help you to build a reliable clock distribution network with the highest noise margin possible.

Figure 7. Noise Margin is Higher with Shorter Stubs

Figure 8. Higher Impedance Stubs Have a Lesser Impact on Noise Margin

5 Designing an M-LVDS Clock Distribution Network - Tips and Tricks
• Select M-LVDS drivers with the slowest transition time that will satisfy the bandwidth requirements of your clock system. TIA/EIA-899 standard specifies 1 ns as the minimum transition time for output of an M-LVDS driver. In an ATCA backplane with 1-inch stubs, 1 ns transition time is too fast for certain configurations. M-LVDS drivers from Texas Instruments have typical 10%-90% transition times of 1.7 ns and can operate at frequencies of up to 100 MHz.

• Place your clock drivers on line cards located in slots closer to the ends of the backplane provided other system requirements allow it. This arrangement creates longer signal paths. The longer signal paths are lossier and lay down the signal edges. Again, slower transition times are more “forgiving” when they encounter impedance discontinuities.

• Minimize the stub length as much as possible. The PCIMG 3.0 specifies 1 inch (excluding the ADF connector) as the maximum stub length for M-LVDS devices. Anything longer than that may cause your system to fail. Shortening the stubs from 1 inch to ½ inch may increase your noise margin by 50%.

• When noise margin is at a premium, one should consider maximizing the stub impedance. This can be accomplished by either increasing the dielectric thickness between the stub and the copper plane(s) or by making the stubs as narrow as PCB manufacturers can make it (in addition to minimizing the stub length) or both.

• Any power supply noise can reduce available noise margin. Ensure that M-LVDS devices are properly decoupled. Use two vias for VDD and GND pins and place decoupling capacitors close to the device VDD pin. Figure 9 shows how to place decoupling capacitors and connect DS91D176 to the power and ground planes.

![Figure 9. Decoupling DS91D176](image)

6 Conclusion

Short, narrow stubs coupled with signal drivers (that is, M-LVDS line drivers) that have controlled output edge-rates are the key to increased noise margin and improved overall performance of any multipoint network including M-LVDS clock distribution networks in ATCA backplanes. By keeping this in mind and following PCB design recommendations given in this note, reliable clock distribution networks can be designed with ease.

7 References

1. DS91D176/DS91C176 100 MHz Single Channel M-LVDS Transceivers ([SNLS146](#))
2. PICMG 3.0 Revision 2.0, ATCA Base Specification. March 18, 2000
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

**Products**

- Audio: [www.ti.com/audio](http://www.ti.com/audio)
- Amplifiers: [amplifier.ti.com](http://amplifier.ti.com)
- Data Converters: [dataconverter.ti.com](http://dataconverter.ti.com)
- DLP® Products: [www.dlp.com](http://www.dlp.com)
- DSP: [dsp.ti.com](http://dsp.ti.com)
- Clocks and Timers: [www.ti.com/clocks](http://www.ti.com/clocks)
- Interface: [interface.ti.com](http://interface.ti.com)
- Logic: [logic.ti.com](http://logic.ti.com)
- Power Mgmt: [power.ti.com](http://power.ti.com)
- Microcontrollers: [microcontroller.ti.com](http://microcontroller.ti.com)
- RFID: [www.ti-rfid.com](http://www.ti-rfid.com)
- OMAP Applications Processors: [www.ti.com/omap](http://www.ti.com/omap)
- Wireless Connectivity: [www.ti.com/wirelessconnectivity](http://www.ti.com/wirelessconnectivity)

**Applications**

- Automotive and Transportation: [www.ti.com/automotive](http://www.ti.com/automotive)
- Communications and Telecom: [www.ti.com/communications](http://www.ti.com/communications)
- Energy and Lighting: [www.ti.com/energy](http://www.ti.com/energy)
- Industrial: [www.ti.com/industrial](http://www.ti.com/industrial)
- Medical: [www.ti.com/medical](http://www.ti.com/medical)
- Video and Imaging: [www.ti.com/video](http://www.ti.com/video)
- TI E2E Community: [e2e.ti.com](http://e2e.ti.com)

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2013, Texas Instruments Incorporated