ABSTRACT
The DP83867 can detect a Start of Frame Delimiter (SFD) for transmit and receive packets and output a pulse via a GPIO that can be used to assess the latency of the link between the DP83867 and a timestamp capable partner. For real-time systems and systems implementing the IEEE 1588 Precision Time Protocol (PTP) to timestamp packets for synchronizing devices across the network, the SFD output provides a more stable, repeatable timestamp reference when compared to measurements made at the xGMII interface. This application note provides a brief introduction to Start of Frame Delimiters as they relate to Ethernet packets and describes the necessary configuration required to implement SFDs in an Ethernet system.

Contents
1 Synchronization in an Ethernet Application .............................................................................. 1
2 Latency in an Ethernet PHY ........................................................................................................... 2
3 Start of Frame Detection .................................................................................................................. 2
4 Start of Frame Detection in the DP83867 ..................................................................................... 3
5 Comparison of SFD versus MAC Interface Signal ................................................................. 4
6 SFD Measurement Results ............................................................................................................. 5
7 Conclusions ................................................................................................................................. 6

List of Figures
1 Ethernet SFD Timestamp Point ........................................................................................................ 2
2 DP83867 SFD Connection Diagram .............................................................................................. 3
3 Comparison of RX_CTRL vs. RX SFD ............................................................................................. 4
4 Start of Frame Measurement ............................................................................................................ 5
5 Start of Frame Measurement (Zoom) ............................................................................................... 6

1 Synchronization in an Ethernet Application
Synchronization of devices in an Ethernet network is important for real-time systems and systems that implement the IEEE 1588 Precision Time Protocol. A common element in these systems is that packets are timestamped and these timestamps are then used to synchronize the time across the network. Sharing the time throughout the system and synchronizing the devices on the network to a common time is protocol dependent and is typically handled in the upper layers above the Ethernet Physical Layer device (commonly referred to as a PHY).

Packets can be timestamped in either hardware or in software depending on the accuracy required for the application. Every component that handles the packets can increase the error of the timestamp by adding non-deterministic latency.

Timestamping in the Ethernet MAC is a straightforward implementation, but is subject to multiple sources of variation. Timestamping within the Ethernet PHY provides better accuracy, but is a more complex implementation. Generating an SFD pulse prior to the MAC interface and timestamping the pulse offers good accuracy with moderate complexity.
2 Latency in an Ethernet PHY

For an Ethernet PHY, latency is the time required for a packet to traverse the PHY from the MAC interface to the media dependent interface (most often an Ethernet cable) or from the media dependent interface to the MAC interface. Latency through the PHY is an important aspect of the end to end latency of the system and is therefore a key attribute related to synchronization.

Latency is an important characteristic of real-time systems. Long latencies and variation in the latency can affect system performance.

Consider a system implemented in a ring topology. Each node in the ring might consist of two Ethernet PHYs. A packet will enter the node through one PHY and exit through the other PHY. The latency through each PHY will determine the amount of time required for a packet to traverse the full ring. A PHY with lower latency will allow a packet to traverse the ring more quickly or will support more nodes in the ring.

In addition to low latency, the repeatability of the latency is important. Variation in the latency from one packet to another packet will reduce the precision of the system. Start of Frame Detection within the PHY is one way to address this variation.

3 Start of Frame Detection

To understand the detection of the Start of Frame Delimiter in an Ethernet PHY, it is helpful to have a basic knowledge of the structure of an Ethernet frame.

An IEEE 802.3 Ethernet frame begins with a MAC destination address, a MAC source address, and a type/length field, followed by data. The Ethernet frame is preceded by preamble and a Start of Frame Delimiter (SFD). In hexadecimal format, preamble consists of octets of 0x55. The SFD consists of an octet of 0x5D. The SFD is commonly used as an identifier for the start of the packet and is therefore commonly used for timestamping the packet.

![Figure 1. Ethernet SFD Timestamp Point](Image)
4 Start of Frame Detection in the DP83867

The DP83867 can be configured to output transmit and receive SFDs on a GPIO via MDIO register access.

Configuration of SFDs requires four steps:
1. Enable enhanced receive features. Set bit 7 of the RXFCFG register, (Address 0x0134), to 0x1. This is the ENHANCED_MAC_SUPPORT register bit.
2. Select the desired output pins for the 1588 SFDs using the GPIO Mux Control Registers:
   • For DP83867IRPAP: GPIO_MUX_CTRL1 (Address 0x0171) and GPIO_MUX_CTRL2 (address 0x0172)
   • For DP83867CSRGZ, DP83867ISRGZ, DP83867ERGZ: GPIO_MUX_CTRL (Address 0x0172)
3. Set the internal SFD configuration. Write 0xDF22 to register 0x00E9.
4. Apply a software restart to refresh the registers.

Note that application of a hardware or software reset will cause the registers to lose their configuration.

Below is a step by step example for configuring a transmit SFD and a receive SFD:
1. Enable enhanced receive features by writing 0x1080 to register 0x0134.
2. Configure the device to output the SFDs by writing 0x0120 to register 0x0172.
   • For the DP83867IRPAP, this will configure the transmit SFD on the CRS pin and the receive SFD on the COL pin.
   • For the DP83867CSRGZ, DP83867ISRGZ, DP83867ERGZ, this will configure the transmit SFD on the GPIO_1 pin and the receive SFD on the GPIO_0 pin.
3. Set the internal SFD configuration by writing 0xDF22 to register 0x00E9.
4. Apply a software restart by writing 0x4000 to register 0x001F.

When configured, the SFD will assert on the GPIO pin when the Start of Frame Delimiter is identified in the packet. The SFD will remain asserted until the end of the packet.
5 Comparison of SFD versus MAC Interface Signal

Since the MAC and PHY may have independent clock sources, a clock domain crossing may occur at the MAC interface. Synchronization of signals across this clock domain crossing is one source of variability in the timestamp and highlights one of the benefits of timestamping the SFD via a PHY output. The diagram below shows a comparison of the RGMII RX_CTRL signal and the RX SFD for the DP83867.

![Diagram of RX_CTRL vs. RX SFD](image)

**Figure 3. Comparison of RX_CTRL vs. RX SFD**

The variation in the rising edge of the RX_CTRL signal would result in changes in the timestamp. By contrast, the repeatable rising edge of the RX SFD would provide a more stable, repeatable timestamp point.

Note that this variation can exist in both the transmit and the receive direction. A similar improvement in repeatability can also be made with the TX SFD in the transmit direction.
6 SFD Measurement Results

The end-to-end latency of a link can be measured by the delay from the transmit SFD on one device to the receive SFD of a second device. For real-time systems and systems implementing the IEEE 1588 Precision Time Protocol, this measurement could be made by comparing the timestamps of the two SFDs.

Start of Frame was measured using the configuration previously described in Section 4. The test setup consisted of two DP83867 boards connected via a 1m cable. Transmit data was provided to the Device under Test (DUT). Data received by the link partner was looped back to the link partner transmit pins via a wiring harness. In this way, all four SFDs could be measured relative to one another.

In the test setup, the end-to-end latencies were measured using an oscilloscope. The latency measurements were calculated as:

- DUT TX SFD to Partner RX SFD (shown as C1–C4 in the oscilloscope shots below)
- Partner TX SFD to DUT RX SFD (shown as C3–C2 in the oscilloscope shots below)

Figure 4. Start of Frame Measurement

Data taken for 100 consecutive links with oscilloscope configured for infinite persistence. Variation in the repeatability of the SFDs would be indicated by multiple edges on the rising edges of the SFD pulses. Note that there is no variation for the SFDs see Figure 4.
7 Conclusions

This application note provides details on how to configure the DP83867 to generate pulses upon transmission and reception of Start of Frame Delimiters (SFDs). These SFDs provide a reliable and repeatable indication of the start of the Ethernet packet and can be used for timestamping at the system level.
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

- **Audio**
  - www.ti.com/audio
- **Amplifiers**
  - amplifier.ti.com
- **Data Converters**
  - dataconverter.ti.com
- **DLP® Products**
  - www.dlp.com
- **DSP**
  - dsp.ti.com
- **Clocks and Timers**
  - www.ti.com/clocks
- **Interface**
  - interface.ti.com
- **Logic**
  - logic.ti.com
- **Power Mgmt**
  - power.ti.com
- **Microcontrollers**
  - microcontroller.ti.com
- **RFID**
  - www.ti-rfid.com
- **OMAP Applications Processors**
  - www.ti.com/omap
- **Wireless Connectivity**
  - www.ti.com/wirelessconnectivity

### Applications

- **Automotive and Transportation**
  - www.ti.com/automotive
- **Communications and Telecom**
  - www.ti.com/communications
- **Computers and Peripherals**
  - www.ti.com/computers
- **Consumer Electronics**
  - www.ti.com/consumer-apps
- **Energy and Lighting**
  - www.ti.com/energy
- **Industrial**
  - www.ti.com/industrial
- **Medical**
  - www.ti.com/medical
- **Medical**
  - www.ti.com/security
- **Space, Avionics and Defense**
  - www.ti.com/space-avionics-defense
- **Video and Imaging**
  - www.ti.com/video

**TI E2E Community**

- e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2015, Texas Instruments Incorporated